The week's pick
Random Articles
Reseach Article
Hardware / Software Co-design using LEON3 Processor: AES as Case Study
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 58 - Number 19 |
| Year of Publication: 2012 |
| Authors: Priti S. Chimankar, Meghana A. Hasamnis, S. S. Limaye |
10.5120/9387-3737
|
Priti S. Chimankar, Meghana A. Hasamnis, S. S. Limaye . Hardware / Software Co-design using LEON3 Processor: AES as Case Study. International Journal of Computer Applications. 58, 19 ( November 2012), 1-5. DOI=10.5120/9387-3737
Abstract
Nowadays many powerful public domain IP cores are available for complicated component like 32 bit processor i. e. LEON3. It needs considerable expertise and pain taking experimentation to implement a hardware/software co-design project. This paper presents step-by-step description for AES algorithm implementation on LEON3 processor. This will prove to be valuable to researchers working in this area and save their valuable time. The concept of GPIO (General Purpose I/O Port) is introduced; through which any custom hardware i. e. own designed hardware or IP core can be interfaced with the open source processor. AES encryption algorithm is selected as an IP core to be interfaced with LEON3 processor. AES is implemented in VHDL, while the control of the algorithm is in software. AES algorithm partitioned in hardware and software. The complete algorithm in hardware and control of algorithm in software. The part of algorithm in hardware is interfaced with the system designed using processor as a custom hardware and performance parameters studied. AES implemented using Codesign approach. AES is the latest encryption standard used to protect confidential information like financial data for government and commercial use. The LEON3 is a synthesizable VHDL model of a 32-bit processor available under the GNU GPL license. The design is implemented on Cyclone II FPGA from Altera Corporation.
References
- Specification and Modeling of HW/SW CO-Design for Heterogeneous Embedded Systems Adnan Shaout, Ali H. El-Mousa. , and Khalid Mattar, Proceedings of the World Congress on Engineering 2009 Vol I, WCE 2009, July 1 - 3, 2009, London, U. K.
- Giovanni De Micheli, fellow, IEEE, and Rajesh K. Gupta, member, IEEE, "Hardware/Software Co-Design", proceedings of the IEEE, Vol. 85, No. 3, March 1997
- Declan Staunton, "Successful use of an open source processor in a commercial ASIC", D&R Industry articles.
- Gaisler Research, "GRLIB IP Library User's Manual", Version 1. 1. 0 B4113 January 2012.
- Gaisler Research, "GRLIB IP Core User's Manual" ,Version 1. 1. 0 - B4113, January 2012.
- FIPS PUB 197, Advanced Encryption Standard (AES), National Institute of Standards and Technology, U. S. Department of Commerce,November2001(http://csrc. nist. gov/publications/?ps/?ps197/?ps-197. pdf).
- J. Daemen and V. Rijmen, "The design of AES-The Advance Encryption Standard" Springer-Verlag, 2002.
- X. Zhang and K. K. Parhi, "High Speed VLSI Architectures for the AES Algorithm," IEEE transactions on VLSI system , vol. 12, no. 9, September 2004.
- Jiri Gaisler, "BCC - Bare-C Cross-Compiler User's Manual", Version 1. 0. 36, April 2011.
- Gaisler Research, "TSIM2 Simulator User's Manual", Version 2. 0. 18, October 2010.
- Gaisler Research, "GRMON User's Manual", Version 1. 1. 47, November 2010.
- Altera Corporation, "Cyclone II FPGA Starter Development Kit User Guide", version 1. 0. 0 October 2006.
Index Terms
Keywords