CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Software and Hardware Architecture of H.264/AVC Decoder

by Taheni Damak, Hassen Loukil, Ahmed Ben Attitala, Nouri Masmoudi
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 59 - Number 19
Year of Publication: 2012
Authors: Taheni Damak, Hassen Loukil, Ahmed Ben Attitala, Nouri Masmoudi
10.5120/9800-4366

Taheni Damak, Hassen Loukil, Ahmed Ben Attitala, Nouri Masmoudi . Software and Hardware Architecture of H.264/AVC Decoder. International Journal of Computer Applications. 59, 19 ( December 2012), 20-27. DOI=10.5120/9800-4366

@article{ 10.5120/9800-4366,
author = { Taheni Damak, Hassen Loukil, Ahmed Ben Attitala, Nouri Masmoudi },
title = { Software and Hardware Architecture of H.264/AVC Decoder },
journal = { International Journal of Computer Applications },
issue_date = { December 2012 },
volume = { 59 },
number = { 19 },
month = { December },
year = { 2012 },
issn = { 0975-8887 },
pages = { 20-27 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume59/number19/9800-4366/ },
doi = { 10.5120/9800-4366 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:04:38.713058+05:30
%A Taheni Damak
%A Hassen Loukil
%A Ahmed Ben Attitala
%A Nouri Masmoudi
%T Software and Hardware Architecture of H.264/AVC Decoder
%J International Journal of Computer Applications
%@ 0975-8887
%V 59
%N 19
%P 20-27
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper discusses combined software and hardware architecture of a H. 264/AVC video compression decoder. The software version of the decoder was implemented using NIOS II processor on a FPGA board (Stratix III of Altera). The mixed, software and hardware, architecture was proposed to ameliorate the decoder speed throughputs. According to the time execution profiling and data dependencies, the decoder partitioning was applied. Thus, the inverse 4x4 Intra process is replaced by a hardware accelerator. It includes inverse 4x4 Intra prediction, inverse transform and inverse quantization. The experimental results at 317 MHz show improvement on the decoding throughput by 20% between software solution and mixed one.

References
  1. Wiegand (Ed. ), T, " Draft ITU-T Recommendation H. 264/AVC and Draft ISO/IEC 14496-10 AVC", Joint Video Team of ISO/IEC JTC1/SC29/WG11 &ITU-T SG16/Q. 6 Doc. JVT-G050, Mar.
  2. Werda. I, Dammak. T, Grandpierre. T, Ben Ayed MA, Masmoudi N, " Real-time H. 264/AVC baseline decoder implementation on TMS320C6416", Springer-Verlag 2010, J Real-Time Image Processing.
  3. Warsaw . T, Lukowiak. M, "Architecture design of an H. 264/AVC decoder for real-time FPGA implementation", Application-specific Systems, Architectures and Processors (ASAP'06), 2006 IEEE.
  4. Fan C. -P. and Cheng Y. -L. , "FPGA implementations of low latency and high throughput 4x4 block texture coding processor for H. 264/AVC",Journal of the Chinese Institute of Engineers, vol. 32, no. 1, pp. 33–44, 2009.
  5. Kun Y, Chun Z, Guoze DU, Jiangxiang XIE, Zhihua W, "A Hardware-Software Co-design for H. 264/AVG Decoder", Solid-State Circuits Conference, 2006. (ASSCC). IEEE Asian pages : 119-122.
  6. WANG S-H, PENG W-H, "A Software-Hardware Co-Implementation of MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining", vol. 41, no. 1, pp. 93-110, 2005.
  7. Ben Atitallah A. , Kadionik P. , Masmoudi N. , Lévi H. "Design FPGA implementation of a HW/SW Platform for Multimedia Embedded Systems", Automation for Embedded Systems Journal, Pages 1-19, Springer 2008.
  8. Babionitakis K. , Doumenis G. , Georgakarakos G. , Lentaris G. , Nakos K. , Reisis D. , Sifnaios I. , Vlassopoulos N. , «A real-time H. 264/AVC VLSI encoder architecture», Journal of Real-time Image Processing , vol. 3, no. 1-2, pp. 43-59, 2008.
  9. Tran X-T. , Tran V-H, "An Efficient Architecture of Forward Transforms and Quantization for H. 264/AVC Codecs", REV Journal on Electronics and Communications, Vol. 1, No. 2, April – June, 2011.
  10. Kthiri M. , Kadionik P. , Le Gal B. , Lévi H. , Ben Atitallah A. , "Performances analysis and evaluation of Xenomai with a H. 264/AVC decoder", ICM 2011.
  11. Damak T. , Werda I. , Samet A. , Masmoudi N. , "DSP CAVLC implementation and Optimization for H. 264/AVC baseline encoder", 15th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2008, MALTA.
  12. Richardson, I. E. G ,"H. 264/AVC and MPEG4 video compression. Video Coding for Next Generatiopn Multimedia", Wiley editor, 2003.
  13. Damak T. , Werda I. , Ben Ayad M-A, Masmoudi N, "An Efficient Zero Length Prefix Algorithm for H. 264 CAVLC Decoder on TMS320C64", 2010 International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).
  14. Malavar, H. Hallapuro, A. Karczewicz, M. Kerofsky, L. "Low complexity transform and quantization in h. 264/AVC", IEEE Transactions on circuit and system for video technology, Vol. 13, No. 7, pp. 598-603, 2003.
  15. Soon-kak Kwon, A. Tamhankar, K. R. Rao, "Overview of H. 264/AVC / MPEG-4 Part 10", Journal of Visual Communication and Image Representation, Vol. 17, No 2 , pp 186–216, Apr. 2006.
  16. Kessentini A. , Kaaniche B. , Werda I. , Samet A. , Masmoudi N. , "Low complexity intra 16x16 prediction for H. 264/AVC" International Conference on Embedded Systems & Critical Applications ICESCA,2008, Tunisia.
  17. Werda I. , Chaouch H, Samet A, Ben Ayed M-A, Masmoudi N. , "Optimal DSP Based Integer Motion Estimation Implementation for H. 264/AVC Baseline Encoder", The International Arab Journal of Information Technology, Vol. 7, No. 1, January 2010.
  18. Damak T. , Werda I. , Masmoudi N. , Bilavarn S. , "Fast prototyping H. 264 deblocking filter using ESL Tools", 2011 8th International Multi-Conference on Systems, Signals & Devices,SSD.
  19. Stratix III device, http://www. altera. com/
  20. Artisan Components. TSMC 0. 18?m 1. 8-Volt SAGE-XTM Standard Cell Library Databook, 2001.
  21. Lindroth T, Avessta N, Teuhola J, Seceleanu T, "Complexity Analysis of H. 264 Decoder for FPGA Design", ICME 2006.
Index Terms

Computer Science
Information Sciences

Keywords

H. 264 /AVC decoder software and hardware implementation inverse 4x4 intra prediction inverse transform inverse quantization

Powered by PhDFocusTM