The week's pick
Reseach Article
Logic Circuit Design Implementation on FPGA at Reduced Dynamic Power Consumption
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 60 - Number 19 |
| Year of Publication: 2012 |
| Authors: Kirthika Anandan, Kishana R. Kashwan |
10.5120/9811-4420
|
Kirthika Anandan, Kishana R. Kashwan . Logic Circuit Design Implementation on FPGA at Reduced Dynamic Power Consumption. International Journal of Computer Applications. 60, 19 ( December 2012), 43-49. DOI=10.5120/9811-4420
Abstract
This paper introduces a new technique for reducing glitches in logic circuits implemented on Field Programmable Gate Arrays (FPGAs). The technique is based on the principles of path balancing. The main objective was to achieve glitch minimization which, in turn would reduce dynamic power during routing on FPGAs. The glitch aware routing was adopted for simulations tests. The input paths to look-up table (LUT) are balanced by aligning signals so that all input signals arrive simultaneously at LUT. To perform simulation tests and validation of new design, two different benchmark logic circuits of adder and multiplier were considered for implementation on FPGAs. Simulated results' analyses of selected benchmark circuits showed that there was a reduction in dynamic power consumption by FPGAs by about 11. 5% and 7. 5% for LUT input size of 16 bits, for adder and multiplier circuits respectively. The improvements in power consumptions are based on the computations for glitch aware router with path balancing compared to that of glitch unaware routers.
References
- Q. Dinh, D. Chen, and D. F. Wong, "A routing approach to reduce glitches in low power FPGAs," in Proc. of Int. Symp. Physical Design, 2009, pp. 99–106.
- Quang Dinh, Deming Chen and Martin D. F. Wong, "A Routing Approach to Reduce Glitches in Low Power FPGAs", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, No. 2, 2010, pp 235-240.
- F. Li, D. Chen, L. He, and J. Cong, "Architecture evaluation for power efficient FPGAs", in Proc. Int. Symp. Field-Programmable Gate Arrays, 2003, pp. 175–184.
- L. Cheng, D. Chen, and D. F. Wong, "GlitchMap: An FPGA technology mapper for low power considering glitches," in Proc. Design Autom. Conf. , 2007, pp. 318–323.
- J. Lamoureux, G. Lemieux, and S. Wilton, "GlitchLess: Dynamic power minimization in FPGAs through edge alignment and glitch filtering," IEEE Trans. Very Large Scale Integr. Syst. , vol. 16, no. 11, pp. 1521–1534, Nov. 2008.
- V. Betz and J. Rose, "VPR: A new packing, placement and routing tool for FPGA research," in Proc. Int. Workshop Field Programmable Logic Applicat. , 1997, pp. 213–222.
- V. Betz, J. Rose, and A. Marquardt, "Introduction," in Architecture and CAD for Deep-Submicron FPGAs. Boston, MA: Kluwer Academic, 1999, pp. 1–10.
- S. Lee and M. D. F. Wong, "Timing-driven routing for FPGAs based on Lagrangian relaxation," IEEE Trans. Comput. -Aided Design Integr. Circuits Syst. , vol. 22, no. 4, pp. 506–510, Apr. 2003.
- L. McMurchie and C. Ebeling, "PathFinder: A negotiation-based performance-driven router for FPGAs," in Proc. Int. Symp. Field- Programmable Gate Arrays, 1995, pp. 111–117.
- F. Li, Y. Lin, L. He, D. Chen, and J. Cong, "Power modeling and characteristics of field programmable gate arrays," IEEE Trans. Computer. -Aided Design Integr. Circuits Syst. , vol. 24, no. 11, pp. 1712–1724, 2005.
- R. Fung, V. Betz, and W. Chow, "Simultaneous short-path and long path timing optimization for FPGAs," in Proc. Int. Conf. Comput. -Aided Design, 2004, pp. 838–845.
- D. Chen and J. Cong, "DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs," in Proc. Int. Conf. Computer-Aided Design, 2004, pp. 752–759.
- B. Ramkumar and Harish M Kittur, "Low-Power and Area-Efficient Carry Select Adder" in IEEE trans. On VLSI systems
- E. Dijkstra, "A note on two problems in connection with graphs", in Numer. Math. , vol. 1, no. 1, pp. 269–271, Dec. 1959.
- K. P. Parker and E. J. McCluskey, "Probabilistic treatment of general combinational networks," IEEE Trans. Comput. , vol. C-24, no. 6,pp. 668–670, Jun. 1975.
- A. Raghunathan, S. Dey, and N. K. Jha, "Register transfer level power optimization with emphasis on glitch analysis and reduction," IEEE Trans. Comput. -Aided Design Integr. Circuits Syst. , vol. 18, no. 8,pp. 1114–1131, Aug. 1999.
- E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "SIS: a system for sequential circuit synthesis," Dep. Electr. Eng. Comput. Sci. , Univ. California, Berkeley, CA, Tech. Rep. UCB/ERL M92/41, 1992.
Index Terms
Keywords