Call for Paper - July 2022 Edition
IJCA solicits original research papers for the July 2022 Edition. Last date of manuscript submission is June 20, 2022. Read More

Speeding-up Phase-Locked Loops based on Adaptive Loop Bandwidth

Print
PDF
International Journal of Computer Applications
© 2013 by IJCA Journal
Volume 61 - Number 3
Year of Publication: 2013
Authors:
Dina M. El-laithy
Abdelhalim Zekry
Mohamed Abouelatta
10.5120/9905-4494

Dina M El-laithy, Abdelhalim Zekry and Mohamed Abouelatta. Article: Speeding-up Phase-Locked Loops based on Adaptive Loop Bandwidth. International Journal of Computer Applications 61(3):1-6, January 2013. Full text available. BibTeX

@article{key:article,
	author = {Dina M. El-laithy and Abdelhalim Zekry and Mohamed Abouelatta},
	title = {Article: Speeding-up Phase-Locked Loops based on Adaptive Loop Bandwidth},
	journal = {International Journal of Computer Applications},
	year = {2013},
	volume = {61},
	number = {3},
	pages = {1-6},
	month = {January},
	note = {Full text available}
}

Abstract

This paper describes three techniques for controlling the loop filter of the PLL for high operating speed. The proposed fast-locking PLL reduces the pull-in time and enhances the switching speed, while maintaining better noise bandwidth. Extended loop bandwidth enhancement is achieved by the adaptive control on the loop filter resistances. This work differs from previously published results in that it presents a comprehensive study for modeling, circuit simulation and practical circuit implementation of a 2nd order PLL with loop filter control for speeding-up the PLL. The overall improvement in performance of the proposed PLL is evaluated and compared with the conventional PLL. An industrial CMOS IC is used to implement the PLL.

References

  • Mozhgan Mansuri, Dean Liu, and Chih-Kong Ken Yang et al. , "Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops," IEEE Journal of Solid-State Circuits, Vol. 37, No. 10, Oct. 2002, pp. 1331–1334.
  • W. C. Lindsey and C. M. Chie, Phase-Locked Loops. New York. IEEE Press, 1986.
  • C. S. Vaucher. "An adaptive PLL tuning system architecture combining high spectral purity and fast settling time," IEEE Journal of Solid-State Circuits, Vol. 35, pp. 490-502, 2002.
  • J. Lee and B. Kim, "A low-noise fast-lock phase-locked loop with adaptive bandwidth control," IEEE Journal of Solid-State Circuits, Vol. 35, pp. 1137-1145, 2002.
  • S. Sidiropoulos, D. Liu, J. Kim, G. Wei and M. Horowitz, "Adaptive bandwidth DPLLs and PLLs using regulated supply CMOS buffers," Symposium on VLSI Circuits Digest of Technical Papers, pp. 124-127, 2002.
  • B. Kim, "High speed clock recovery in VLSI using hybrid analog/digital techniques," Ph. D. dissertation, Univ. California, Berkeley, June 1990.
  • B. S. Glance, "New phase-lock loop circuit providing very fast acquisition time," IEEE Trans. Microwave Theory Technol. , vol. MTT-23, pp. 747–754, Sept. 1985.
  • Crowley, "Phase locked loop with variable gain and bandwidth," U. S. Patent 4,156,855, May 29, 1979.
  • D. Williamson, "Improved phase-locked loop performance via nonlinear loop filters," IEEE Trans. Commun. , vol. COM-27, pp. 542-556, Mar. 1979.
  • R. E. Best, Phase-Locked Loops: Theory, Design and Applications. New York, NY: fifth edition, McGraw-Hill, 2003.
  • M. F. Wagdy and S. Vaishnava, "A Fast-Locking Digital Phase-Locked Loop," Proceedings of the 3rd International Conference on Information Technology: New Generations (ITNG-2006), Las Vegas, Nevada, pp. 742-746, April 10-12, 2006.
  • J. J. McDonald, and R. B. Hulfachor, "Circuitry to Reduce PLL LockAcquisition Time," U. S. Patent # 6,940,356, September 6, 2005.
  • Assaf Ben-Bassat and Haifa "PLL Lock Time Reduction," U. S. Patent #7,595,698, Sep. 29, 2009.
  • James A. Crawford, "Advanced Phase-Lock Techniques", Artech House, Boston, 2008.
  • M. Ali, H. Shawkey, and A. Zekry, "A Fast Locking Digital Phase-Locked Loop using Programmable Charge Pump," The Sixth International Conference on Computer Engineering & Systems, ICCES'2010.