Call for Paper - March 2023 Edition
IJCA solicits original research papers for the March 2023 Edition. Last date of manuscript submission is February 20, 2023. Read More

Automatic Measurements of the Performance Parameters of Practical Phase-Locked Loops

Print
PDF
International Journal of Computer Applications
© 2013 by IJCA Journal
Volume 61 - Number 3
Year of Publication: 2013
Authors:
Dina M. El-laithy
Abdelhalim Zekry
Mohamed Abouelatta
10.5120/9906-4495

Dina M El-laithy, Abdelhalim Zekry and Mohamed Abouelatta. Article: Automatic Measurements of the Performance Parameters of Practical Phase-Locked Loops. International Journal of Computer Applications 61(3):7-13, January 2013. Full text available. BibTeX

@article{key:article,
	author = {Dina M. El-laithy and Abdelhalim Zekry and Mohamed Abouelatta},
	title = {Article: Automatic Measurements of the Performance Parameters of Practical Phase-Locked Loops},
	journal = {International Journal of Computer Applications},
	year = {2013},
	volume = {61},
	number = {3},
	pages = {7-13},
	month = {January},
	note = {Full text available}
}

Abstract

An important issue in PLL design and manufacture is to simulate, measure, and verify its performance and key parameters for achieving goals of good time and frequency domain responses, as well as good noise and jitter performance. In this paper, we will introduce our new method that is capable of simulating and measuring automatically the PLL key parameters, such as the hold-in range and the pull-in range. Performance parameters for the PLL, such as loop gain, damping factor, natural frequency and settling time, can be simulated and measured concurrently. This method will help to shorten the time of measurements. This work presents an automatic testing method for the PLL using circuit simulator and practical circuit implementation. An industrial CMOS PLL is used to implement the PLL. Good agreement between the simulation and experimental is results is found.

References

  • Mike LE, "A new method for simultaneously measuring and analyzing PLL transfer function and noise processes," Ph. D. dissertation, Univ. California, Berkeley, June 2002. 1111
  • Mozhgan Mansuri, Dean Liu, and Chih-Kong Ken Yang et al. , "Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops," IEEE Journal of Solid-State Circuits, Vol. 37, No. 10, Oct. 2002, pp. 1331–1334.
  • W. C. Lindsey and C. M. Chie, Phase-Locked Loops. New York. IEEE Press, 1986.
  • C. S. Vaucher. "An adaptive PLL tuning system architecture combining high spectral purity and fast settling time," IEEE Journal of Solid-State Circuits, Vol. 35, pp. 490-502, 2002.
  • J Floyd M. Gardner, Phaselock Techniques. John Wiley &Sons, 1979.
  • Texas Instruments, "Fractional/integer-N PLL basics", SWRA029, edited by Curtis Barrett, wireless communication business unit, 1999
  • R. E. Best, Phase-Locked Loops: Theory, Design and Applications. New York, NY: fifth edition, McGraw-Hill, 2003.
  • William F. Egant "Phase-Lock Basics". Second Edition. Copyright 2008 by John Wiley & Sons, Inc.
  • Paul Brennan, "Phase-Locked Loop notes", E771 Electronic Circuits III, University College London, 2000.
  • James A. Crawford, "Advanced Phase-Lock Techniques", Artech House, Boston, 2008.