Call for Paper - March 2023 Edition
IJCA solicits original research papers for the March 2023 Edition. Last date of manuscript submission is February 20, 2023. Read More

High-Speed Tree-based 64-Bit Binary Comparator using New Approach

Print
PDF
International Journal of Computer Applications
© 2013 by IJCA Journal
Volume 61 - Number 5
Year of Publication: 2013
Authors:
Anjuli
Satyajit Anand
10.5120/9928-4558

Anjuli and Satyajit Anand. Article: High-Speed Tree-based 64-Bit Binary Comparator using New Approach. International Journal of Computer Applications 61(5):50-54, January 2013. Full text available. BibTeX

@article{key:article,
	author = {Anjuli and Satyajit Anand},
	title = {Article: High-Speed Tree-based 64-Bit Binary Comparator using New Approach},
	journal = {International Journal of Computer Applications},
	year = {2013},
	volume = {61},
	number = {5},
	pages = {50-54},
	month = {January},
	note = {Full text available}
}

Abstract

High-speed tree-based 64-bit binary comparator: A New Approach is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison operation. This brief presents comparison of modified and existing 64-bit binary comparator designs concentrating on delay. Means some modifications are done in existing 64-bit binary comparator design to improve the speed of the circuit. Comparison between modified and existing 64-bit binary comparator designs is calculated by simulation that is performed at 90nm technology in Tanner EDA Tool.

References

  • Pierce Chuang, David Li, and Manoj Sachdev, Fellow, IEEE "A Low-Power High-Performance Single-Cycle Tree -Based 64-Bit Binary Comparator" IEEE Transactions On Circuits and Systems—II: Express Briefs, Vol. 59, No. 2,February 2012.
  • F. Frustaci, S. Perri, M. Lanuzza, and P. Corsonello, "A new low-power high-speed single-clock-cycle binary comparator," in Proc. IEEE. Int. Symp. Circuits Syst. , 2010, pp. 317–320.
  • S. Perri and P. Corsonello, "Fast low-cost timplementation of single-clock-cycle binary comparator," IEEE Trans. Circuits Syst. II, Exp. BBriefs, vol. 55, no. 12, pp. 1239–1243, Dec. 2008.
  • R. Zimmermann and W. Fichtner, "Low Power Logic Styles: CMOS Versus Pass Transistor Logic" IEEE Journal of Solid State Circuits, Vol. 32, No. 7, pp1079-1090, July 1997.
  • S. Kang and Y. Leblebici "CMOS Digital Integrated Circuit, Analysis and Design" Tata McGraw-Hill, 3rd Ed, 2003.
  • M. Morris Mano "Digital Design". Pearson Education Asia. 3rdEd, 2002.
  • A. Bellaouar and Mohamed I. Elmasry, Low Power Digital VLSI Design: Circuits and Systems," Kluwer Academic Publishers, 2nd Ed, 1995.