CFP last date
20 May 2024
Reseach Article

A Novel Scaling Free Vectoring CORDIC and its FPGA Implementation

by Anita Jain, Kavita Khare, Supriya Aggarwal
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 63 - Number 14
Year of Publication: 2013
Authors: Anita Jain, Kavita Khare, Supriya Aggarwal
10.5120/10531-5521

Anita Jain, Kavita Khare, Supriya Aggarwal . A Novel Scaling Free Vectoring CORDIC and its FPGA Implementation. International Journal of Computer Applications. 63, 14 ( February 2013), 1-5. DOI=10.5120/10531-5521

@article{ 10.5120/10531-5521,
author = { Anita Jain, Kavita Khare, Supriya Aggarwal },
title = { A Novel Scaling Free Vectoring CORDIC and its FPGA Implementation },
journal = { International Journal of Computer Applications },
issue_date = { February 2013 },
volume = { 63 },
number = { 14 },
month = { February },
year = { 2013 },
issn = { 0975-8887 },
pages = { 1-5 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume63/number14/10531-5521/ },
doi = { 10.5120/10531-5521 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:14:18.658322+05:30
%A Anita Jain
%A Kavita Khare
%A Supriya Aggarwal
%T A Novel Scaling Free Vectoring CORDIC and its FPGA Implementation
%J International Journal of Computer Applications
%@ 0975-8887
%V 63
%N 14
%P 1-5
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This research paper proposes a novel scaling free CORDIC algorithm to operate in vectoring mode which computes absolute magnitude and phase angle of input vector. Using this algorithm, the micro rotation of the vector is unidirectional and totally scaling free. The range of convergence is successfully extended to cover entire coordinate space without increasing any hardware complexity. Further a 16 bit Scaling free vectoring CORDIC architecture based on this proposed algorithm is synthesized on FPGA Xilinx Virtex-5 device using Verilog hardware description language. Synthesized results show throughput every clock cycle with maximum operating frequency of 243. 55MHz and demonstrate very low dynamic power consumption.

References
  1. Supriya Aggarwal, Pramod K. Meher, and Kavita Khare. Area-time efficient scaling-free cordic using generalized micro-rotation selection. IEEE Transactions on VLSI Systems, 20(8):1542–1546, Aug 2012.
  2. F. J. Jaime, M. A. Sanchez, J. Hormigo, J. Villalba, and E. L. Zapata. Enhanced scaling-free cordic. IEEE Transactions on Circuits and Systems, 57(7):16541662, 2010.
  3. T. Lang and E. Antelo. High-throughput cordic-based geometry operations for 3d computer graphics. IEEE Transactions on Electronic and Computers, 54(3):347–361, Mar 2005.
  4. K. Maharatna, S. Banerjee, E. Grass, M. Krstic, and A. Troya. Modified virtually scaling-free adaptive cordic rotator algorithm and architecture. IEEE Trans. Circuits Syst. Video Technol. , 11(11):1463–1474, Nov 2005. K. Maharatna, A. Troya, M. Krstic, E. Grass, and U. Jagdhold. A cordic like processor for computation of arctangent and absolute magnitude of a vector. In Proc. ISCAS, volume 2, pages 713–16, 2004.
  5. Pramod Kumar Meher, Javier Walls, Tso-Bing Juang, K. Sridharan, and Koushik Maharatna. 50 years of cordic : Algorithms and architectures and applications. IEEE Transactions on Circuits and Systems I, 56(9):1893–1907, Sept 2009.
  6. R. Stapenhurst, K. Maharatna, J. Mathew, J. L. Nunez-Yanez, and D. K. Pradhan. A cordic like processor for computation of arctangent and absolute magnitude of a vector. In Proc. IEEE International Symposium on Circuits and Systems ISCAS 2007, pages 3002–3005, May 2007.
  7. J. Valls, T. Sansaloni, A. Perez-Pascual, V. Torres, and V. Almenar. The use of cordic in software defined radios: A tutorial. IEEE Communication Mag. , 44(9), 2006.
  8. J. E. Volder. The cordic trigonometric computing technique. IEEE Transactions on Electronic and Computers, 8:330– 334, 1959.
Index Terms

Computer Science
Information Sciences

Keywords

Vectoring CORDIC Scaling free Quadrant Mapping Sectors Range of convergence ROC Pipeline architecture.