CFP last date
22 April 2024
Reseach Article

Code Size Reduction in Embedded Systems with Redesigned ISA for RISC Processors

by Govindarajalu B, K. M. Mehata
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 64 - Number 12
Year of Publication: 2013
Authors: Govindarajalu B, K. M. Mehata
10.5120/10690-5594

Govindarajalu B, K. M. Mehata . Code Size Reduction in Embedded Systems with Redesigned ISA for RISC Processors. International Journal of Computer Applications. 64, 12 ( February 2013), 38-45. DOI=10.5120/10690-5594

@article{ 10.5120/10690-5594,
author = { Govindarajalu B, K. M. Mehata },
title = { Code Size Reduction in Embedded Systems with Redesigned ISA for RISC Processors },
journal = { International Journal of Computer Applications },
issue_date = { February 2013 },
volume = { 64 },
number = { 12 },
month = { February },
year = { 2013 },
issn = { 0975-8887 },
pages = { 38-45 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume64/number12/10690-5594/ },
doi = { 10.5120/10690-5594 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:16:17.637654+05:30
%A Govindarajalu B
%A K. M. Mehata
%T Code Size Reduction in Embedded Systems with Redesigned ISA for RISC Processors
%J International Journal of Computer Applications
%@ 0975-8887
%V 64
%N 12
%P 38-45
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Reducing the size of a program is a major goal in modern embedded systems. Large code occupies more space in the Chip and also causes higher power consumption because of increased memory traffic. In this paper, a revised architecture is proposed for embedded processors by replacing the Load-store Architecture with Register-Memory Architecture for selected instructions. Analysis of RISC object code for Embedded Applications, using an offline tool developed by the authors, establishes the scope for a new class of processor exclusively for embedded applications. We have used this tool to simulate Register-Memory Architecture for MIPS processor. Based on the results, MIPS processor's instruction set is enhanced with 12 new instructions of Register-Memory Architecture. Experimental results for MiBench Benchmark programs with Register-Memory Architecture Simulation reveal that code size reduction up to 22% can be achieved with modified MIPS Architecture. This is also applicable for microMIPS processor that claims 35% code space saving with 16-bit instructions, thus offering a total of over 55% code space reduction compared to MIPS32 Architecture, for embedded systems. Equivalent memory reduction achieved is very significant for Embedded Systems built using SOCs. Processor design modifications, required at microarchitecture level, are also identified. Other additional features that can be combined with Register-Memory Architecture for an efficient embedded processor are identified.

References
  1. J. L. Hennessy and D. A. Patterson, "Computer Architecture: A quantitative Approach", Fourth edition, Morgan Kaufmann publishers, 2007.
  2. J. Heikkinen, J. Takala, and H. Corporaal, "Dictionary based program compression on customizable processor architectures", Microprocessors and Microsystems, vol. 33, pp. 139 – 153, 2009.
  3. Y. Xie, W. Wolf, H. Lekatsas, "Code Compression for VLIW Processors using Variable – to- Fixed Coding," IEEE Trans. VLSI Systems, vol. 14, no. 5, pp. 525 – 536, May 2006.
  4. L. Benini, F. Menichelli, and M. Olivieri, "A class of code compression schemes for reducing power consumption in embedded microprocessor systems", IEEE Trans. Computers, vol. 53, no. 4, pp. 467 – 482, April 2004.
  5. A. Wolfe and A. Chanin, "Executing compressed programs on an embedded RISC architecture", in Proc. Int. Symp. Microarch, 1992, pp. 81 – 91.
  6. T. M. Kemp, R. K. Montoye, J. D. Harper, J. D. Palmer, and D. J. Auerbach, "A decompression core for power PC," IBM J. Res. Develop. , vol. 42, no. 6, pp. 807 – 812, Nov. 1998.
  7. J. A. Fisher, P. Faraboschi, and C. Young, "Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools", Morgan Kaufmann publishers, 2005.
  8. A. N. Sloss, D. Symes and C. Wright, "ARM System Developer's Guide: Designing and optimizing System Software", Morgan Kaufmann Publishers, 2004.
  9. C. H. Lin, Y. Xie, and W. Wolf,"Code Compression for VLIW Embedded Systems using a self-generating table", IEEE Trans. VLSI Systems", Vol. 15, no. 10. pp. 1160-1171, Oct. 2007.
  10. "microMIPS Instruction Set Architecture", MIPS Technologies, Inc. , October, 2009
  11. B. Govindarajalu, "Computer Architecture: and Organization: Design Principles and Applications", Second Edition, Mc Graw-Hill publishers, 2010.
  12. http://www. mips. com/products/support-training/documentation/
  13. D. Sima, T. Fountain, and P. Kacsuk, "Advanced Computer Architectures: A design space approach", Pearson Education, 1997.
  14. D. A. Patterson, and J. L. Hennessy,"Computer Organization & Design: The Hardware / Software Interface", Second Edition, Morgan Kaufmann, 1998.
Index Terms

Computer Science
Information Sciences

Keywords

Embedded system power consumption code size RISC Code compression Chip space