CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
Reseach Article

Survey on Various Types of Power in DLL

by Ranjana Kumari Mishra, Rajesh Nema, Teena Raikwar
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 66 - Number 9
Year of Publication: 2013
Authors: Ranjana Kumari Mishra, Rajesh Nema, Teena Raikwar
10.5120/11111-5619

Ranjana Kumari Mishra, Rajesh Nema, Teena Raikwar . Survey on Various Types of Power in DLL. International Journal of Computer Applications. 66, 9 ( March 2013), 11-14. DOI=10.5120/11111-5619

@article{ 10.5120/11111-5619,
author = { Ranjana Kumari Mishra, Rajesh Nema, Teena Raikwar },
title = { Survey on Various Types of Power in DLL },
journal = { International Journal of Computer Applications },
issue_date = { March 2013 },
volume = { 66 },
number = { 9 },
month = { March },
year = { 2013 },
issn = { 0975-8887 },
pages = { 11-14 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume66/number9/11111-5619/ },
doi = { 10.5120/11111-5619 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:21:54.492663+05:30
%A Ranjana Kumari Mishra
%A Rajesh Nema
%A Teena Raikwar
%T Survey on Various Types of Power in DLL
%J International Journal of Computer Applications
%@ 0975-8887
%V 66
%N 9
%P 11-14
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

A low power analysis of the jitter bounded is presented in this paper. Digital Delay Locked Loop (DLL) are commonly used for clock synchronization in modern ICs because of their superior stability and process portability. The DLL has a graduated course delay line and a phase interpolating fine delay line.

References
  1. M. Zanuso, P. Madoglio, S. Levantino, C. Samori, and A. L. Lacaita,"Time-to-digital converter for frequency synthesis based on a digital bang-bang DLL,"IEEE Trans. Circuits Syst. I Regul. Pap. , vol. 57, no. 3,Mar 2010, pp. 548–555, .
  2. Y . S. Hwang, C. M. Kung, H. C. Lin, and J. J. Chen, "Low-sensitivity, low-bounce, high-linearity current-controlled oscillator suitable for single-supply mixed-mode instrumentation system," IEEE Trans. Ultrason. Ferroelectr. Freq. Control, vol. 56, no. 2, Feb 2009, pp. 254–262,.
  3. D. -C. Lee, K. -Y. Kim, Y. -J. Min, K. -M. Kim, A. Abdullah, J. Park, and S. -W. Kim, "A low-power all-digital PLL with power optimized digitally controlled oscillator," in Proc. IEEE Int. Conf. EDSSC, 2010, pp. 1–4.
  4. K. -H. Choi, J. -B. Shin, J. -Y. Sim, and H. -J. Park, "An interpolating digitally-controlled oscillator for a wide-range all-digital PLL," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 9,Sep 2009, pp. 2055–2063,.
  5. J. Alegre, S. Celma, J. G. del Pozo, and N. Medrano, "Fast-response low-ripple envelope follower," Integration, the VLSI J. , vol. 42, no. 2, 2009, pp. 169–174,.
  6. E. Rodriguez-Villegas, P. Corbishley, C. Lujan-Martinez, and T. Sanchez-Rodriguez, "An ultra-low-power precision rectifier for biomedical sensors interfacing," Sensors and Actuators A: Physical, vol. 153, no. 2, 2009, pp. 222–229,.
  7. F. Yuan, "Design techniques for ASK demodulators of passive wireless microsystems: a state-of-the-art review," Analog Integr. Circuits Signal Process. , vol. 63,2010, pp. 33–45,.
  8. S. -C. Liu, A. van Schaik, B. Minch, and T. Delbrück, "Event-based 64-channel binaural silicon cochlea with Q enhancement mechanisms," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2010, pp. 2027–2030.
  9. B. Rumberg, D. Graham, V. Kulathumani, and R. Fernandez, "Hibernets: Energy-efficient sensor networks using analog signal processing," IEEE J. Emerging and Selected Topics in Circuits and Systems, vol. 1, no. 3, Sep 2011, pp. 321–334,.
  10. J. F. Chang and Y. S. Lin, "A 3–10 GHz low-power, low-noise CMOS Distributed amplifer using splitting-load inductive peaking and noise-suppression techniques", IET Electron, Lett, vol. 45, no. 20, 2009 pp. 1035,.
  11. B. Machiels, P. Reynaert, and M. Steyaert, "Power efficient distributed low-noise amplifier in 90 nm CMOS," in Proc. IEEE RFIC Symp. , 2010, pp. 131–134.
  12. R. M. Weng, C. Y. Liu, and P. C. Lin, "A low-power full-band lownoise amplifier for ultra-wideband receivers," IEEE Trans. Microw. Theory Tech. , vol. 58, no. 8,Aug 2010, pp. 2077-2083,.
Index Terms

Computer Science
Information Sciences

Keywords

All digital delay locked loop (ADDLL) clock generator Jitter agilent E4422B Oscilloscope 54833D