Call for Paper - August 2022 Edition
IJCA solicits original research papers for the August 2022 Edition. Last date of manuscript submission is July 20, 2022. Read More

A Low Power and Error Tolerant Structure for Motion Estimation Core in H. 264/AVC Standard

Print
PDF
International Journal of Computer Applications
© 2013 by IJCA Journal
Volume 67 - Number 3
Year of Publication: 2013
Authors:
M. H. Sargolzaei
10.5120/11375-6643

M H Sargolzaei. Article: A Low Power and Error Tolerant Structure for Motion Estimation Core in H.264/AVC Standard. International Journal of Computer Applications 67(3):19-23, April 2013. Full text available. BibTeX

@article{key:article,
	author = {M. H. Sargolzaei},
	title = {Article: A Low Power and Error Tolerant Structure for Motion Estimation Core in H.264/AVC Standard},
	journal = {International Journal of Computer Applications},
	year = {2013},
	volume = {67},
	number = {3},
	pages = {19-23},
	month = {April},
	note = {Full text available}
}

Abstract

Motion estimation is widely used for removing temporal data redundancy in many video coding systems. Motion estimation core is one of the biggest and the most complex cores in many of video coding standards. Nowadays, video systems are embedded into many of portable devices; hence, they need have a trade of between their power consumption and quality of output. Hardware failure is the most important reason of quality degradation in the RT level. In this paper, two RT level low power error tolerant methods are proposed for this important video compression core. The proposed methods can be used in conjunction with other higher or lower level error tolerant and power reduction methods that have been previously proposed for this component. Experimental results show that our methods have smaller area overhead, higher reliability, and lower power consumption than the existing methods for motion estimation.

References

  • P. Kuhn, Algorithms, complexity analysis and VLSI architectures for MPEG-4 motion estimation. Kluwer Academic Publishers, 1999.
  • J. Minocha, and N. R. Shanbhag, S. 1999. A low power data-adaptive motion estimation algorithm. In Proceedings of IEEE Workshop on Multimedia Signal Processing.
  • B. Zeng, R. Li, and M. L. Liou, 1997. Optimization of fast block motion estimation algorithms. IEEE Transaction on Circuits and Systems for Video Technology. 7 (Dec. 1997), 833-844.
  • V. L. Do, and K. Y. Yun, 1998. A Low-Power VLSI Architecture for Full-Search Block-Matching Motion Estimation. IEEE Transaction on Circuit and System for Video Technology. 8 (Aug. 1998), 393-398.
  • S. Saponara, and L. Fanucci, 2004. Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems. IEE Journal of Computers and Digital Techniques. 151 (Feb. 2004), 51–59.
  • S. H. Wang, S. H. Tai, and T Chiang, 2009. A low-power and bandwidth-efficient motion estimation IP core design using binary search. IEEE Transaction on Circuits and Systems for Video Technology. 19 (May 2009), 760-765.
  • Z. L. He, C. Y. Tsui, K. K. Chan, and M. L. Liou, 2000. Low-power VLSI design for motion estimation using adaptive pixel truncation. IEEE Transaction on Circuits and Systems for Video Technology. 10 (Aug. 2000), 669–678.
  • H. Kaul, M. A. Anders, S. K. Mathew, S. K. Hsu, A. Agarwal, R. K. Krishnamurthy, and S. Borkar, 2009. A 320 mV 56 ?W 411 GOPS/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65 nm CMOS. IEEE Journal of Solid-State Circuits. 44 (J. 2009), 107-114.
  • R. Steven Richmond II, and D. S. Ha, 2001. A low-power motion estimation block for low bit-rate wireless video. In Proceedings of the International Symposium on Low Power Electronics and Design.
  • M. B. Dissanayake, C. T. E. Hewage, S. T. Worrall, W. A. C. Fernando, and A. M. Kondoz, 2008. Redundant motion vectors for improved error resilience in H. 264/AVC coded video. In Proceedings of International Conference on Multimedia and Expo.
  • H. Chung, and A. Ortega, 2005. Analysis and testing for error tolerant motion estimation. In Proceeding of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
  • G. V. Varatkar, and N. R. Shanbhag, 2008. Error-Resilient Motion Estimation Architecture. IEEE Transactions on Very Large Scale Integration Systems. 16 (Oct. 2008), 1399-1412.
  • C. L. Hsu, C. H. Cheng, and L. Liu, 2010. Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays. IEEE Transactions on Very Large Scale Integration Systems. 18 (Feb. 2010), 319-324.
  • K. K. Ghouse and S. A. Mastani, 2012. Built in Self-Test for SAD Module in Motion Array Detection. International Journal of Electronics Signals and Systems. 2 (2012), 126-130.
  • C. Dhoot, V. J. Mooney, S. R. Chowdhury, and L. P. Chau, 2011. Fault tolerant design for low power hierarchical search motion estimation algorithms. In Proceeding of International Conference on VLSI and System-on-Chip.
  • M. H. Sargolzaie, M. Semsarzadeh, M. R. Hashemi, Z. Navabi, 2010. Low cost error tolerant motion estimation for H. 264/AVC standard. In Proceeding of IEEE East-West Design & Test Symposium.