The week's pick
Random Articles
Reseach Article
Modified Booth Multiplier using Wallace Structure and Efficient Carry Select Adder
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 68 - Number 13 |
| Year of Publication: 2013 |
| Authors: Neeta Sharma, Ravi Sindal |
10.5120/11643-7130
|
Neeta Sharma, Ravi Sindal . Modified Booth Multiplier using Wallace Structure and Efficient Carry Select Adder. International Journal of Computer Applications. 68, 13 ( April 2013), 39-42. DOI=10.5120/11643-7130
Abstract
The multiplier forms the core of systems such as FIR filters, Digital Signal Processors and Microprocessors etc. This paper presents a model of two different 16X16 bit multipliers. First is Radix-4 Multiplier with SQRT CSLA and Second one is Radix -4 multiplier with Modified SQRT CSLA. Modified Booth Algorithm is used for Partial Products Generation. Wallace Tree Structure is used to accumulate partial Products. SQRT Carry Select Adder is used for addition of last two rows. SQRT Carry Select Adder uses non uniform block size & Modified SQRT Carry Select Adder uses non-uniform block size with Binary to excess one Converter . Both the adders proved to be fast as compared to regular carry select adder. An efficient VHDL code has been written & successfully synthesized & Simulated using Xilinx ISE 12. 1. Simulation results shows that the delay of both the multipliers is reduced & the number of logic levels is also reduced with slight increase in number of slices & LUTS as compared to multiplier that uses regular carry select adder.
References
- Kulvir Singh , Dilip Kumar "Modified Booth Multiplier with Carry Select Adder using 3-stage Pipelining Technique" International Journal of Computer Applications (0975 – 8887) Volume 44– No14, April 2012
- A. Andamuthu, S. Rithanyaa. " Design Of 128 Bit Low Power and Area Efficient Carry Select Adder" International Journal of Advanced Research in Engineering (IJARE) Vol. 1, Issue 1,2012 Page 31-34
- Aparna P R, Nisha Thomas" Design and Implementation of a High Performance Multiplier using HDL"
- Dong-Wook Kim, Young-Ho Seo, "A New VLSI Architecture of Parallel Multiplier-Accumulator based on Radix-2 Modified Booth Algorithm", Very Large Scale Integration (VLSI) Systems, IEEE Transactions, vol. 18, pp. : 201-208, 04 Feb. 2010
- Kim, Y. and Kim, L. -S. , (May2001), "64-bit carry-select adder with reduced area, "Electron Lett. , vol. 37, no. 10, pp. 614–615.
- V. Oklobdzija, "High-Speed VLSI Arithmetic Units: Adders and Multipliers in Design of High-Performance Microprocessor Circuits", Book Chapter, Book edited by A Chandrakasan, IEEE Press, 2000.
- J. Fadavi-Ardekani, "M × N booth encoded multiplier generator using optimized Wallace trees", IEEE Transaction on Very Large Scale Integration (VLSI) System, vol. 1, pp. 120–125, 1993.
- C. S. Wallace, "A Suggestion for a Fast Multiplier", Electronic Computers, IEEE Transactions, vol. 13, Page(s): 14-17, Feb. 1964
- Neil H. E Weste, David Harris, Ayan Banerjee, "CMOS VLSI DESIGN",PEARSON Education, New Delhi,2004
- J. Bhasker, "A VHDL PRIMER" PEARSON Education, New Delhi,2006
- Behrooz Parhami, "Computer Arithmetic", Oxford Press, 2000, pp131
Index Terms
Keywords