Abstract

The Analog to Digital converters (ADC) play a very important role in today’s world of electronic systems. The requirement of present applications demands high speed, low power dissipation, minimum area, low noise and application specific resolution. Out of the various types of ADCs available the flash ADC is most popular for its highest conversion rate and its wide applications. On the down side the flash ADC dissipates high power due to the presence of resistance ladder. The power dissipation further increases with increase in resolution. In this research two different approaches are presented which eliminates the resistor ladder completely and hence reduce the power demand drastically. The first approach is Switched Inverter Scheme (SIS) ADC; it is realized for 3 bits using 7 comparator circuits of varying size in CMOS 45nm technology with Predictive Technology Model (PTM). The test result obtained indicates an offset error of 0.014 LSB. The full scale error is of -0.112 LSB. The gain error is of 0.07 LSB, actual full scale range of 0.49V, worst case DNL & INL each of -0.3V. The power dissipation for the SIS ADC is 207.987 µwatts; Power delay product (PDP) is 415.9 fWs, and the area overhead is 1.89 µm². The second approach is Sleep transistor SIS ADC. This approach shows 71% improvement in power dissipation. Whereas PDP is found to be 107.3 fWs and area overhead is 1.94 µm² for Sleep transistor SIS ADC.
References

- A. Ávila, D. Espejo, “A SPICE-compatible Model for Intel®apos;s 45nm High K
- Arun Kumar Sunaniya, Kavita Khare, &quot;A Design Comparison of Low Power 50 nm Technology Based Inverter with Sleep Transistor and MTCMOS Scheme”; International Journal of Engineering Science and Technology (IJEST), Vol. 3 No. 10, ISSN no. 0975-5462, pp. 7744-7753, October 2011.
- Arun Kumar Sunaniya, Kavita Khare, &quot;A Low power 50 nm Technology Based CMOS Inverter with Sleep Transistor Scheme”; International Journal of Computer Science Engineering & Technology (IJCSET) Vol. 1 No. 9, ISSN no. 2231-0711, pp. 560-562, October 2011.
Design of 45nm Switched Inverter Scheme (SIS) ADCs for Low Power and High Speed Applications

- Rajashekar G, M S Bhat "Design of Resolution Adaptive TIQ Flash ADC using AMS 0.35µm Technology"; IEEE International Conference on Electronic Design (ICED), ISSN 978-1-4244-2315-6, pp. 1-6, Dec-2008.

Index Terms
Keywords
CMOS 45nm flash analog to digital converter low power resistor less switched inverter scheme (SIS)
sleep transistor