The week's pick
Reseach Article
Design of Low Power Digital FIR Filter based on Bypassing Multiplier
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 70 - Number 9 |
| Year of Publication: 2013 |
| Authors: Prabhu E, Mangalam H, Saranya K |
10.5120/11988-7866
|
Prabhu E, Mangalam H, Saranya K . Design of Low Power Digital FIR Filter based on Bypassing Multiplier. International Journal of Computer Applications. 70, 9 ( May 2013), 5-8. DOI=10.5120/11988-7866
Abstract
Low power design promotes longer battery life in portable applications and reduces heat dissipation in high performance applications. Multiplication is one of the important operations in digital signal processing and their power dissipation is the prime concern. Many earlier multiplier designs were analyzed to reduce the switching transition. Bypassing technique is mainly used to reduce the switching power of the multiplier. Various bypassing multipliers such as Row bypassing, Column bypassing, Two-dimensional bypassing and Row-Column bypassing based multipliers were designed based on the simplification of the incremental adders and half adders instead of full adders in an array multiplier. In these multipliers extra correction circuits are required to obtain accurate results. The extra hardware in conventional design results in more power consumption. So, to overcome the drawback of conventional methods, the proposed low power bypassing based multiplier uses a simplified addition operation to reduce the switching activity and it achieves 38. 7% and 25. 2% of area and power reduction respectively. By taking the advantage of low power bypassing based multiplier, a digital FIR filter is implemented. The experimental results show that our proposed low power digital FIR filter saves 51% and 7% of area and power reduction respectively by using low power bypassing based multiplier.
References
- Jin-Tai Yan and Zhi-Wei Chen, "Low-Cost Low-Power Bypassing-Based Multiplier Design" IEEE International Symposium on Circuits and Systems, pp. 2338-2341, 2010.
- M. Mottaghi-Dastjerdi, A. Afzali-Kusha, and M. Pedram, "A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture" IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 17, No. 2, February 2009.
- J. T. Yan J. T and Z. W. Chen, "Low-power multiplier design with row and column bypassing," IEEE International SOC Conference, pp. 227-230, 2009.
- G. N. Sung, Y. J. Ciou and C. C. Wang, "A power-aware 2-dimensional bypassing multiplier using cell-based design flow," IEEE International Symposium on Circuits and Systems, pp. 3338-3341, 2008.
- M. C. Wen, S. J. Wang and Y. M. Lin, "Low power parallel multiplier with column bypassing, "IEEE International Symposium on Circuits and Systems, pp. 1638-1641, 2005.
- J. Ohban, V. G. Moshnyaga, and K. Inoue, "Multiplier energy reduction through bypassing of partial products," IEEE Asia-Pacific Conference on Circuits and Systems, pp. 13–17, 2002.
- T. Nishitani, "Micro-programmable DSP chip," 14th Workshop on Circuits and Systems, pp. 279-280, 2001.
- B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford University Press, 2000.
- J. Choi, J. Jeon and K. Choi, "Power minimization of functional units by partially guarded computation," International Symposium on Low-power Electronics and Design, pp. 131-136, 2000.
- T. Ahn and K. Choi, "Dynamic operand interchange for low power," Electronics Letters, Vol. 33, no. 25, pp. 2118-2120, 1997.
- A. Wu, "High performance adder cell for low power pipelined multiplier," IEEE International Symposium on Circuits and Systems, pp. 57–60, 1996.
- V. G. Moshnyaga and K. Tamaru, "A comparative study of switching activity reduction techniques for design of low power multipliers," IEEE International Symposium on Circuits and Systems, pp. 1560-1563, 1995.
Index Terms
Keywords