CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

8T SRAM Cell Design for Dynamic and Leakage Power Reduction

by Maisagalla Gopal, D Siva Sankar Prasad, Balwinder Raj
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 71 - Number 9
Year of Publication: 2013
Authors: Maisagalla Gopal, D Siva Sankar Prasad, Balwinder Raj
10.5120/12390-8757

Maisagalla Gopal, D Siva Sankar Prasad, Balwinder Raj . 8T SRAM Cell Design for Dynamic and Leakage Power Reduction. International Journal of Computer Applications. 71, 9 ( June 2013), 43-48. DOI=10.5120/12390-8757

@article{ 10.5120/12390-8757,
author = { Maisagalla Gopal, D Siva Sankar Prasad, Balwinder Raj },
title = { 8T SRAM Cell Design for Dynamic and Leakage Power Reduction },
journal = { International Journal of Computer Applications },
issue_date = { June 2013 },
volume = { 71 },
number = { 9 },
month = { June },
year = { 2013 },
issn = { 0975-8887 },
pages = { 43-48 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume71/number9/12390-8757/ },
doi = { 10.5120/12390-8757 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:35:09.602212+05:30
%A Maisagalla Gopal
%A D Siva Sankar Prasad
%A Balwinder Raj
%T 8T SRAM Cell Design for Dynamic and Leakage Power Reduction
%J International Journal of Computer Applications
%@ 0975-8887
%V 71
%N 9
%P 43-48
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper addresses a, novel eight transistor (8T) CMOS SRAM cell design to enhance the stability and to reduce dynamic and leakage power. For the validation of proposed 8T SRAM cell, compared results with reported data. The parameters used in the proposed cell are comparable to the existing 8T SRAM cell at same technology and design rules. The stability of the proposed cell has been analyzed using N-curve metrics. Write operation is achieved in the proposed 8T SRAM cell by charging / discharging single Bit Line (BL), which results in reduction of dynamic power consumption. The proposed 8T SRAM cell has achieved 38. 33% dynamic power reduction and 25. 31% reduction in leakage power comparing with the reported data of 8T SRAM cell, which validate the desired design approach.

References
  1. Tsu-Ming Liu, Ting-An Lin, Sheng-Zen Wang, Wen-Ping Lee, Jiun-Yan Yang, Kang-Cheng Hou, and Chen-Yi Lee, 2007, "A 125 _W, Fully Scalable MPEG-2 and H. 264/AVC Video Decoder for Mobile Applications", IEEE Journal of Solid-State Circuits, Vol. 42, No. 1, pp. 161-169.
  2. Special issue on low power electronics. Proceedings of the IEEE, vol. 83, no. 4, April 1995.
  3. M. Alioto, 2012, "Ultra low power VLSI circuits design demystified and explained: A tutorial," IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 59, no. 1, pp. 3-29.
  4. Rabey, A. Chandrakasan, and B. Nicolic, 2003, "Digital integrated circuits". Englewood Cliffs, NJ: Prentice-Hall.
  5. David A. Hodges , Berkeley ,Horace G. Jackson , Horace A. Saleh , 2003, "analysis and Design of Digital integrated circuits",McGraw Hill Science Engineering , page no. 368, third edition.
  6. V. Kursun, S. A. Tawfik, and Z. Liu, 2007 ,"Leakage-aware design of nanometerSoC," Proceedings of the IEEE International Symposium onCircuits and Systems, pp. 3231-3234.
  7. ITRS, "International technology roadmap for semiconductors," 2011. [Online]. Available: http://www. itrs. net/Common/2011ITRS/.
  8. K. Takeda. , 2006, "A read-static noise margin – free SRAM cell for low VDD and high-speed applications". IEEE J. of Solid State Circuits, Vol-41, pp. 113-121.
  9. L. Chang, Robert K. Montoye, Yutaka Nakamura, Kevin A. Batson, Richard J. Eickemeyer, Robert H. Dennard, WilfriedHaensch and DamirJamsek, 2008, "An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches," IEEE Journal of Solid-State Circuits, Vol. 43, No. 4, pp. 956-962.
  10. Yen Hsiang Tseng, Yimeng Zhang , Leona Okamura and Tsutomu Yoshihara, 2010, "A New 7-transistor SRAM cell design with high read stability" , International Conference on Electronic Devices, Systems and Applications.
  11. Jawar Singh, Dhiraj K. Pradhan, Simon Hollis, and Saraju P. Mohanty, 2008, "A sinle ended 6T SRAM cell design for ultra-low-voltage applications", IEICE Electronics Express , Vol. 5, No. 18, pp. 750-755.
  12. Evert Seevinck, Frans J. List and Janlohstroh, 1987, "Static Noise Margin Analysis of MOS SRAM Cells", IEEE Journal of solid state circuits, Vol,sc-22,No-5
  13. Evelyn Grossar, Michele Stucchi, Karen Maex and WimDehaene, 2006,"Read stability and write-ability analysis of SRAM Cells for nanometer Technologies", IEEE Journal Of Solid-State Circuits, Vol. 41, No. 1.
  14. DAke Liu and Christer Svenson, "Power consumption estimation in CMOS VLSI Chips", 1994, IEEE Journal of Solid State Circuits, Vol. 29,No. 6, pp,663-670.
  15. Mamatha Samson and Dr. M. B. Srinivas, 2008,"analyzing N-curve metrics for sub-threshold 65nm CMOS SRAM", IEEE.
  16. Prashant Upadhyay, R. Kar, D. Mandal and S. P. Ghoshal, 2012, "A Low Power CMOS Voltage Mode SRAM Cell for High Speed VLSI Design", Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PRIMEASIA).
Index Terms

Computer Science
Information Sciences

Keywords

Dynamic power consumption leakage power N-curve SNM SRAM

Powered by PhDFocusTM