CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Design and Performance Estimation of low Power Frequency Divider in 45nm CMOS Technology

by Priyambodh Dubey, Anshul Saxena, Shyam Akashe
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 82 - Number 7
Year of Publication: 2013
Authors: Priyambodh Dubey, Anshul Saxena, Shyam Akashe
10.5120/14128-1832

Priyambodh Dubey, Anshul Saxena, Shyam Akashe . Design and Performance Estimation of low Power Frequency Divider in 45nm CMOS Technology. International Journal of Computer Applications. 82, 7 ( November 2013), 19-22. DOI=10.5120/14128-1832

@article{ 10.5120/14128-1832,
author = { Priyambodh Dubey, Anshul Saxena, Shyam Akashe },
title = { Design and Performance Estimation of low Power Frequency Divider in 45nm CMOS Technology },
journal = { International Journal of Computer Applications },
issue_date = { November 2013 },
volume = { 82 },
number = { 7 },
month = { November },
year = { 2013 },
issn = { 0975-8887 },
pages = { 19-22 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume82/number7/14128-1832/ },
doi = { 10.5120/14128-1832 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:57:09.394817+05:30
%A Priyambodh Dubey
%A Anshul Saxena
%A Shyam Akashe
%T Design and Performance Estimation of low Power Frequency Divider in 45nm CMOS Technology
%J International Journal of Computer Applications
%@ 0975-8887
%V 82
%N 7
%P 19-22
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper presents a low power low voltage CMOS frequency divider using power gating technique, that's why it reduces the overall power consumption of circuit and increases the efficiency of circuit. This paper demonstrate various parameters and shows reduced leakage power (0. 45*10 12), Delay (6. 26 psec) and noise margin (11. 53 dB) of the circuit to analyze its performance in 45nm technology with power gating technology. The simulation results were done with cadence tool virtuoso environment at room temperature 27ºC with various supply voltage ranges (0. 7 to 1. 2 V).

References
  1. Chang, SFR, et al,''A dual-band RF transceiver for multistandard WLAN applications '',IEEE trans. Microwave Theory & tech. , Vol. 53, No. 3,pp. 1048-1055,2005
  2. Keliu shu,et al, ''A 2. 4 GHz monolithic fractional N frequency synthesizer with robust phase-switching prescaler and loop capacitence multiplier, '' IEEE j. solid-state Circuits, Vol. 38, No. 6 pp. 866-874, jun. ,2003.
  3. Harsh Joshi 1, Prof. Sanjeev Mishra,M. Ranjan 2, Prof. (Dr). Vijay nath Design of High Speed Flip Flop Based Frequency Divider for GHz PLL System: Theory and Design Techniques in 250nm CMOS Technology. International Journal of Electronics and Computer Science Engineering ISSN- 2277-1656
  4. Koon-Lun Jackie Wong, Alexander Rylyakov, Chih-Kong Ken Yang "A Broadband 44-GHz Frequency Divider in 60-nm CMOS ''. Lee and B. Razavi, "A 40GHz Frequency Divider in 0. 18?m CMOS Technology," Dig. Systm. VLSI Circuits, pp. 256-262, June 2003.
  5. Behzad Razavi, "design of analog CMOS integrated circuits". Book by Tata MC Graw –Hill Edition, 2004.
  6. Lee and B. Razavi, "A 40GHz Frequency Divider in 0. 18?m CMOS Technology," Dig. Symp. VLSI Circuits, pp. 256-262, June 2004.
  7. L. Romanò, S. Levantino, S. Pellerano, C. Samori, "A. Lacaita Low Jitter Design of a 0. 35?m-CMOS Frequency Divider Operating up to 3GHz ESSCIRC 2006.
  8. Jean-Olivier Plouchart, Jonghae Kim, Hector Recoules, Noah Zamdmer,Yue Tan, Melanie Sherony, Asit Ray, Lawrence Wagner. " A 0. 123 mW 7. 25 GHz Static Frequency Divider by 8 in a 120-nm SOI Technology.
  9. Ravindran Mohanavelu and Payam Heydari "A Novel Ultra High-Speed Flip-Flop-Based Frequency Divider Proceedings International Symposium on Circuits and Systems", pp 622-625, May 2010.
  10. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," CICC, pp. 201-204, 2000
  11. Behzad Razavi, "Monolithic Phase-Locked Loops and Clock Recovery Circuits," IEEE Press, 1666.
  12. Shouli Yan, and Edgar Sanchez-Sinencio, "Low Voltage Analog Circuit Design Techniques: A Tutorial," IEICE Trans. Analog Integrated Circuits and Systems, vol. E00-A, No. 2, Feb. 2000
  13. Hammad M. Cheema1, Reza Mahmoudi1, M. A. T. Sanduleanu2, Arthur van Roermund," A 44. 5 GHz Differentially Tuned VCO in 65nm Bulk CMOS with 8% Tuning Range": 2008 IEEE
  14. Honghui Deng Yongsheng Yin Goaming Du "phase Noise Analysis and Design of CMOS Differential Ring VCO". IEEE 2006.
  15. Andrea Bonfanti, Davide De Caro, Alfio Dario Grasso, Salvatore Pennisi, Carlo Samori and Antonio G. M. Strollo, "2. 5GHz DDFS PLL with 1. 8MHz Bandwidth in 0. 35um CMOS". IEEE journal of Solid –State circuits,vol. 43, No. 6, pp. 1403-1413,2008
  16. Shyam Akashe, Deepak Kumar Sinha and Sanjay Sharma, "A low-leakage current power 45-nm CMOS SRAM", Indian Journal of Science and Technology, ISSN: 0974- 6846, Vol. 4 No. 4, April 2011
Index Terms

Computer Science
Information Sciences

Keywords

Frequency divider power gating technique leakage power Delay Noise margin.

Powered by PhDFocusTM