The week's pick
Random Articles
Reseach Article
Design of Efficient Low Power Stable 4-Bit Memory Cell
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 84 - Number 1 |
| Year of Publication: 2013 |
| Authors: K. Gavaskar, S. Priya |
10.5120/14539-2614
|
K. Gavaskar, S. Priya . Design of Efficient Low Power Stable 4-Bit Memory Cell. International Journal of Computer Applications. 84, 1 ( December 2013), 9-13. DOI=10.5120/14539-2614
Abstract
The power consumption and speed of SRAMs are important issue that has led to multiple designs with the purpose of minimizing the power consumption during both read and write operations. Memory is the furthermost collective part in CMOS IC's applications. Here a novel 9T static random access memory (SRAM) cell design which consumes less dynamic power and has high read stability is predicted. This paper also includes the SRAM array structure, it consist of sense amplifier and address decoders. The Tanner EDA tool is used for observe the schematic solution at different technologies. Based on the results obtained when compared with the existing methods, by utilizing the above proposed method it is clearly observed that there is a decrease in power consumption and stability improvement of the memory cells.
References
- Agarwal, K. and Nassif, S. (2006), "Statistical Analysis of SRAM Stability", Proceedings of 43rd Annual Conference on Design Automation, 57.
- Agarwal, K. and Nassif, S. (2008), "The Impact of Random Device Variations on SRAM Cell Stability in Sub-90-nm CMOS Technologies", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16, 1, 8697.
- Bhavnagarwala, A. J. , Tang, X. , and Meindl, J. (2001), "The Simpact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability", IEEE Journal of Solid State Circuits, 36, 4, 658-665.
- Bharadwaj, S. , Amrutur and Mark, Horowitz, A. (2001), "Fast Low-Power Decoders for RAMs", IEEE Journal of Solid-State Circuits, 36, 1506-1515, 10.
- Borkar, S. , Karnik, T. , Narendra, S. , schanz, J. T. , Keshavarzi, A. and de, V. (2003), "Parameter Variations and Impact on Circuits & Micro architecture," Proceedings of Design Automation Conference. , 338-342.
- Chang, L. , Montoye, R. K. , Nakamura, Y. , Batson, K. A. , Eickemeyer, R. J. , Dennard, R. H. , Haensch, W. and Jamsek, D. (2008), "An 8T SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches", IEEE Journal of Solid State Circuits, 43, 4, 956963.
- S. Lin, Y. B. Kim, and F. Lombardi, A Highly Stable Nanometer Memory for Low-Power Design," Proceeding of IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems, pp. 17-20, 2008.
- Dandapat, A. , Kayal, D. , and Mukhopadhyay, D. (2008), "Design of a Low Leakage, Low Power and High Performance Search and Read Memory using CAM and SRAM", Journal of Low Power Electronics, 4, 1–11.
- ESeevinck, S. , List, F. J. and Lohstroh, J. (1987), "Static Noise Margin Analysis of MOS SRAM cells", IEEE Journal of Solid State Circuits, 22, 5, 748-754.
- Jan, M. , Rabaey, Anantha Chandrakasan and Borivoje Nikolic (2003),"Digital Integrated Circuits", ISBN 81-7808-991-2.
- Liu, Z. and Kursun, V (2008), "Characterization of a Novel Nine-Transistor SRAM Cell", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16, 4, 488-492.
- Mukhopadhyay, S. , Mahmoodi, H. and Roy, K. (2004),"Modeling and Estimation of Failure Probability due to Parameter Variations in Nano-scale SRAMs for Yield Enhancement", In VLSI circuit Symposium.
Index Terms
Keywords