Call for Paper - January 2023 Edition
IJCA solicits original research papers for the January 2023 Edition. Last date of manuscript submission is December 20, 2022. Read More

Parallel Implementation of a Neural Network Learning Algorithm

Print
PDF
 
Download Full Text
International Journal of Computer Applications
© 2014 by IJCA Journal
Volume 85 - Number 3
Year of Publication: 2014
Authors:
S. Volokitin
10.5120/14819-3049

S Volokitin. Article: Parallel Implementation of a Neural Network Learning Algorithm. International Journal of Computer Applications 85(3):8-11, January 2014. Full text available. BibTeX

@article{key:article,
	author = {S. Volokitin},
	title = {Article: Parallel Implementation of a Neural Network Learning Algorithm},
	journal = {International Journal of Computer Applications},
	year = {2014},
	volume = {85},
	number = {3},
	pages = {8-11},
	month = {January},
	note = {Full text available}
}

Abstract

This paper describes parallel implementation of an artificial neural network training algorithm and its effectiveness when applied to performing cryptographic functions. As a cryptographic function a permutations have been used because of its prevalence in complex cryptographic functions such as block ciphers. In order to enhance performance of artificial neural network training algorithm a method of backward propagation of errors has been parallelized.

References

  • Kotlars P. , Kotulski Z. On application of neural networks for S-box design, in: P. S. Szczepaniak, J. Kacprzyk, A. Niewiadomski, ed. Advances in Web Intelligence, AWIC 2005, LNCS 3528. ?. 243-248. Berlin 2005.
  • John Viega Network Security with OpenSSL. — 1-st. — O'Reilly Media, USA, June 15, 2002.
  • L. Bossuet, G. Gogniat, and W. Burleson. Dynamically con?gurable Security for SRAM FPGA Bitstreams. International Journal of Embedded Systems, 2(1-2):73–85, 2006.
  • T. Blum and C. Paar. High Radix Montgomery Modular Exponentiation on Reconfigurable Hardware. IEEE Transactions on Computers, 50(7):759–764, 2001.
  • P. Bulens, F. X. Standaert, J. -J. Quisquater, P. Pellegrin, and G. Rouvroy. Implementation of the AES-128 on Virtex-5 FPGAs. In S. Vaudenay, editor, Proceedings of First International Conference on Cryptology in Africa –AFRICACRYPT 2008, volume 5023 of LNCS Series, pages 16–26. Springer-Verlag, 2008.
  • Rumelhart D. E. , Hinton G. E. , Williams R. J. , Learning Internal Representations by Error Propagation. In: Parallel Distributed Processing, vol. 1, pp. 318—362. Cambridge, MA, MIT Press. 1986.
  • Veselý, Karel, Burget, Lukas and Grézl, Frantisek. Parallel training of neural networks for speech recognition. ISCA, page 2934-2937, 2010.
  • Jang, H. , Park, A. & Jung, K. . Neural Network Implementation Using CUDA and OpenMP. DICTA, page 155-161. IEEE Computer Society, 2008.
  • X. Sierra-Canto, F. Madera-Ramirez, V. Uc-Cetina. Parallel Training of a Back-Propagation Neural Network Using CUDA. ICMLA, page 307-312. IEEE Computer Society, 2010.
  • S. T. Brassai, L. Bako, G. Pana, S. Dan. Neural control based on RBF network implemented on FPGA. OPTIM 2008, page 41-46, 2008.