A Novel Analysis on Low-Power High-Performance Flip-Flops
|
10.5120/15807-4558 |
Akila.m, Sathiskumar.m and Sukanya. T. Article: A Novel Analysis on Low-Power High-Performance Flip-Flops. International Journal of Computer Applications 90(16):32-37, March 2014. Full text available. BibTeX
@article{key:article,
author = {Akila.m and Sathiskumar.m and Sukanya. T},
title = {Article: A Novel Analysis on Low-Power High-Performance Flip-Flops},
journal = {International Journal of Computer Applications},
year = {2014},
volume = {90},
number = {16},
pages = {32-37},
month = {March},
note = {Full text available}
}
Abstract
The fast growth of the power density in integrated circuits has made area and power dissipation as the vital design measures. In this paper, several different flip-flop topologies are analyzed and an area, power efficient flip-flop design is proposed. This design overcomes the power dissipation due to the large precharge node capacitance, with reduced number of transistors. The comparative power analysis and performance improvements indicate that the proposed design is suitable for high-performance digital designs where the area and power dissipation is of major concern. The simulation results are verified using tanner v7. 0 tool. The performance comparisons are made using CMOS0. 18µm technology.
References
- H. Patrovi, R. Burd, U. Salim, F. Weber, L. DiGregorio, and D. Draper (1996),"Flow-through latch and edge-triggered flip-flop hybrid elements," in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 138–139.
- F. Class (1998), "Semi-dynamic and dynamic flip-flops with embedded logic," in Proc. Sump. VLSI Circuits Dig. Tech. Papers, Honolulu, HI, pp. 108–109.
- H. Mahmud, V. Tirumalashetty, M. Cooke, and K. Roy (2009), "Ultra low power clocking scheme using energy recovery and clock gating," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 17, no. 1, pp. 33–44.
- Saeeid Tahmasbi Oskuii (2003), "Comparative study on low-power high-performance flip-flops," Thesis, Linkoping.
- V. Stojanovicand and V. Oklobdzija (1999), "Comparative analysis of master slave latches and flip-flops for high-performance and low-power systems," IEEE J. Solid-State Circuits, vol. 34, no. 4, pp-536-548.
- A. Ma and K. Asanovic (2002), "A double-pulsed set-conditional-reset flip-flop," Laboratory for Computer Science, Massachusetts Inst. Technology, Cambridge, Tech. Rep. MIT-LCS-TR-844.
- Kalarikkal Absel (2013), "Low -Power Dual Dynamic Node Pulsed Hybrid Flip -Flop Featuring Efficient Embedded Logic'', IEEE Tans. VLSI, Syst. , vol. 21, no. 9, pp. 1693-1704.
- Wai Man Chung (2003), "The Usage of Dual Edge Triggered Flip-flops in Low Power, Low Voltage Applications," Thesis, Waterloo, Ontario, Canada.