Call for Paper - April 2023 Edition
IJCA solicits original research papers for the April 2023 Edition. Last date of manuscript submission is March 20, 2023. Read More

Design and Analysis of Dual Edge Triggered D Flip-Flop

International Journal of Computer Applications
© 2014 by IJCA Journal
Volume 90 - Number 16
Year of Publication: 2014
Sukanya. T
Sathiskumar. M
Akila. M

Sukanya.t, Sathiskumar.m and Akila.m. Article: Design and Analysis of Dual Edge Triggered D Flip-Flop. International Journal of Computer Applications 90(16):38-46, March 2014. Full text available. BibTeX

	author = {Sukanya.t and Sathiskumar.m and Akila.m},
	title = {Article: Design and Analysis of Dual Edge Triggered D Flip-Flop},
	journal = {International Journal of Computer Applications},
	year = {2014},
	volume = {90},
	number = {16},
	pages = {38-46},
	month = {March},
	note = {Full text available}


Power consumption and energy efficiency plays a vital role in sequential circuit design. Clock gating is a technique that is used to reduce the dynamic power consumption of idle modules. Usage of Dual Edge Triggered Flip-flop (DETFF) is an efficient technique since it consumes half the clock frequency and less power than Single Edge Triggered Flip-flops (SETFF's). Integrating clock gating technique with DETFF reduces the power consumption further, but it leads to asynchronous data sampling problem (change in output between clock edges). In this paper, two methods have been used to eradicate asynchronous data sampling problem and their power analysis has been estimated. In order to reduce the power consumption further, a new design has been proposed for DETFF. Based on the new design, two methods have been implemented using Tanner EDA tool. The performance comparison is made using CMOS 0. 18µm technology.


  • Chulwoo Kim and Sung-Mo (Steve) Kang, (2002) "A Low-Swing Clock Double-Edge Triggered Flip-Flop", IEEE Journal of Solid-State Circuits, Vol. 37, pp 648-652.
  • Mahendra Pratap Dev, Deepak Baghe. , (2013) "Clock Gated Low Power Sequential Circuit Design", Proceedings of IEEE Conference on Information and Communication Technologies, pp 440-444.
  • Qing Wu, Massoud Pedram, (2000) "Clock-Gating and Its Application to Low Power Design of Sequential Circuits", IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications, Vol. 47, N0. 103, pp 415-420.
  • Tomas Lang, Enric Musoll, (1997), "Individual Flip-Flops with Gated Clocks for Low Power Datapaths", IEEE Transactions On Circuits And Systems—Ii: Analog And Digital Signal Processing, Vol. 44, No. 6, pp 507-516.
  • Wang. X and Robinson. W. H, (2010) "A low-power double edge-triggered flip-flop with transmission gates and clock gating," in Proc. IEEE Int. Midwest Symp. Circuits and Systems (MWSCAS), pp 205–208.
  • Xiaowen Wang and William H. Robinson, (2013) "Asynchronous Data Sampling Within Clock-Gated Dual Edge Triggered Flip-Flops". IEEE Transactions on Circuits and Systems—I: Regular Papers, Vol. 60, pp 2401-2411.