The week's pick
Reseach Article
Modification in the Construction of Non-Binary LDPC Decoder using Stochastic Computation
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 91 - Number 17 |
| Year of Publication: 2014 |
| Authors: R. Kalaiarasan, M. Anbuselvi |
10.5120/16105-5337
|
R. Kalaiarasan, M. Anbuselvi . Modification in the Construction of Non-Binary LDPC Decoder using Stochastic Computation. International Journal of Computer Applications. 91, 17 ( April 2014), 38-42. DOI=10.5120/16105-5337
Abstract
Low-Density Parity Check (LDPC) codes are linear block codes which perform closer to Shannon's limit. It is defined by the parity check matrix (PCM) which contains only a few ones in comparison to the number of zeros (sparsity). Stochastic based computation is a method to design low-precision digital circuits. In stochastic computing, probabilities are encoded by random sequences of bits. In this paper, we focus on the design of Relaxed Half Stochastic (RHS) based algorithm for Non-Binary LDPC decoder, with reduced hardware complexity and optimal decoding performance. Here Sum Product Algorithm (SPA) based variable nodes and stochastic based check nodes are integrated. Thereby the convergence speed of the algorithm is improved. The limitation of the complete stochastic decoder is based on the field order and the degree of variable node. This could be overcome by the method of RHS algorithm. The PCM (Parity Check Matrix) which defines the strength of the LDPC codes contains the non-zero elements. Increasing the sparsity of the PCM, helps in reducing the computation complexity. We propose two modifications in the PCM namely, LDM (Lower Diagonal Matrix) and DDM (Doubly Diagonal Matrix). Decoding performance measured in terms of bit error rate shows that non binary LDPC decoder outperforms than binary LDPC decoder.
References
- Davey. M and MacKay. D , 1998, 'Low-density parity check codes over GF (q),' IEEE Communication Letters, vol. 2, no. 6.
- Declercq. D and Fossorier. M ,2007, "Decoding Algorithms for non-binary LDPC codes over GF (q)", IEEE Transactions on communication Letters, vol. 55, no. 4.
- Tehrani. S. S, Naderi. A, Kamendje. G. A, Hemati. S,Mannor. S, and Gross. W. J ,2010, "Majority-based tracking forecast memories for stochastic LDPC decoding," IEEE Transactions on Signal Processing, vol. 58, no. 9.
- Sarkis. G and Gross. W , 2012, "Efficient stochastic decoding of non-binary LDPC codes with degree-two variable nodes," IEEE Communication Letters, vol. 16,no. 3.
- Gabi Sarkis, Saied Hemati, Shie Mannor and Warren J. Gross , 2013,"Stochastic Decoding of LDPC Codes over GF (q)", IEEE Transactions on communication Letters, vol. 61, no. 3.
- Guojun Han, Yong Liang Guan and Xinmei Huang , 2013,"Check Node Reliability-Based Scheduling for BP Decoding of Non-Binary LDPC Codes", IEEE Transactions on communication letters, vol. 61, no. 3.
- Gallager R. G , 1962," Low-Density Parity-Check Codes", IRE Transactions on Information Theory.
- François Leduc-Primeau, Saied Hemati, Shie Mannor and Warren J. Gross , 2013," Relaxed Half-Stochastic Belief Propagation", IEEE Transactions on communications, vol. 61, no. 5.
- Gaudet. V and Rapley. A , 2003, "Iterative decoding using stochastic computation," Electronics Letters. , vol. 39, no. 3.
- Tehrani. S. S, Gross. W, and Mannor. S , 2006, "Stochastic decoding of LDPC codes," IEEE Communication Letters, vol. 10, no. 10.
- Jingyu Kang, Qin Huang, Li Zhang, Bo Zhou, and Shu Lin, 2010, "Quasi-Cyclic LDPC Codes: An Algebraic Construction" IEEE Transactions,International Conference, vol. 58, pp. 1383-139
Index Terms
Keywords