CFP last date
20 June 2024
Call for Paper
July Edition
IJCA solicits high quality original research papers for the upcoming July edition of the journal. The last date of research paper submission is 20 June 2024

Submit your paper
Know more
Reseach Article

Design of Pulse Detectors and Unsigned Sequential Multiplier using Reversible Logic

by Arunkumar P Chavan, Prakash Pawar, Varun R
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 92 - Number 4
Year of Publication: 2014
Authors: Arunkumar P Chavan, Prakash Pawar, Varun R
10.5120/15996-4891

Arunkumar P Chavan, Prakash Pawar, Varun R . Design of Pulse Detectors and Unsigned Sequential Multiplier using Reversible Logic. International Journal of Computer Applications. 92, 4 ( April 2014), 11-17. DOI=10.5120/15996-4891

@article{ 10.5120/15996-4891,
author = { Arunkumar P Chavan, Prakash Pawar, Varun R },
title = { Design of Pulse Detectors and Unsigned Sequential Multiplier using Reversible Logic },
journal = { International Journal of Computer Applications },
issue_date = { April 2014 },
volume = { 92 },
number = { 4 },
month = { April },
year = { 2014 },
issn = { 0975-8887 },
pages = { 11-17 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume92/number4/15996-4891/ },
doi = { 10.5120/15996-4891 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:13:24.651617+05:30
%A Arunkumar P Chavan
%A Prakash Pawar
%A Varun R
%T Design of Pulse Detectors and Unsigned Sequential Multiplier using Reversible Logic
%J International Journal of Computer Applications
%@ 0975-8887
%V 92
%N 4
%P 11-17
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

International Technology Roadmap for Semiconductors (ITRS) set a road map for More than Moore (MtM). Where device is scaled more than what the moore's law predicts. This MtM scaling will leads to substantially large design in the future and also huge power dissipation due to irreversible logic computation. Since applying low power technique has become tedious and time consuming. The solution is reversible logic computation. It plays an important role in power dissipation reduction. A novel design of reversible pulse detectors and sequential multiplier are proposed in this paper. As far as it is known, this is the first attempt to apply reversible logic to Pulse detectors and sequential multiplier. This paper also proposed a new reversible gate which can be used as full adder or full subtractor.

References
  1. Landauer, R. , "Irreversibility and heat generation in the computing process", IBM J. Research and Development, 5(3): pp. 183-191, 1961.
  2. Bennett, C. H. , "Logical reversibility of Computation", IBM J. Research and Development, 17: pp. 525-532, 1973.
  3. M. Nielson and I. Chuang, "Quantum Computation and Quantum Information", Cambridge Univ. Press, 2000.
  4. E. Knill, R. Laflamme and G. J. Milbun,"A scheme for efficient quantum computation with linear optics", Nature, vol. 409, no. 6816, pp. 46-52, 2001.
  5. G. Schrom, "Ultra-low-power CMOS Technology", PhD thesis, technschen Universitat Wien, June, 1998.
  6. R. C. Merkle, "Two types of mechanical reversible logic",Nanotechnology, vol. 4, pp. 114-131, 1993.
  7. P. Picton, "Multi-valued sequential logic design using Fredkin gates," Multiple-Valued Logic Journal, vol. 1, pp. 241-251, 1996.
  8. J. E. Rice, "A New Look at Reversible Memory Elements," Proceedings of IEEE International Symposium on Circuits and Systems, 2006.
  9. H. Thapliyal and M. B. Srinivas, "A Beginning in the Reversible Logic Synthesis of Sequential Circuits," Proceedings of Military and Aerospace Programmable Logic Devices International Conference, 2005.
  10. NM Nayeem, Md A Hossian, L Jamal and Hafiz Md. Hasan Babu, "Efficient design of Shift Registers using Reversible Logic," Proceedings of International Conference on Signal Processing Systems, 2009.
  11. Himanshu Thapliyal and N Ranganathan, "Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage outputs," Proceedings of International Conference on VLSI Design, 2010.
  12. Abu Sadat Md. Sayem and Masashi Ueda, "Optimization of Reversible Sequential Circuits," Journal of Computing, vol. 2, issue 6, pp. 208-214, 2010.
  13. R. Feynman, "Quantum Mechanical Computers," Optical News, 1985, pp. 11-20.
  14. SKS Hari, S Shroff, Sk Noor Mahammad and V. Kamakoti,"Efficient Building Blocks for Reversible Sequential Circuit design," Proceedings of the International Midwest Symposium on Circuits and Systems, 2006.
  15. E. Fredkin and T. Toffoli," Conservative Logic," International Journal of Theoretical Physics, vol 21, pp. 219-253, 1982.
  16. M. Morris Mano, Michael D. Ciletti," Digital Design," fourth edition, Pearson Education, pp. 268-288.
Index Terms

Computer Science
Information Sciences

Keywords

Low power VLSI Reversible logic Reversible pulse detectors Reversible full adder or full subtractor Reversible sequentail multiplier.