CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Dynamic Resources for Multicore Processor using Register File Protection

by H. G. Konsowa, E. M. Saad, M. H. A. Awadalla
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 92 - Number 7
Year of Publication: 2014
Authors: H. G. Konsowa, E. M. Saad, M. H. A. Awadalla
10.5120/16018-4049

H. G. Konsowa, E. M. Saad, M. H. A. Awadalla . Dynamic Resources for Multicore Processor using Register File Protection. International Journal of Computer Applications. 92, 7 ( April 2014), 1-7. DOI=10.5120/16018-4049

@article{ 10.5120/16018-4049,
author = { H. G. Konsowa, E. M. Saad, M. H. A. Awadalla },
title = { Dynamic Resources for Multicore Processor using Register File Protection },
journal = { International Journal of Computer Applications },
issue_date = { April 2014 },
volume = { 92 },
number = { 7 },
month = { April },
year = { 2014 },
issn = { 0975-8887 },
pages = { 1-7 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume92/number7/16018-4049/ },
doi = { 10.5120/16018-4049 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:13:38.237708+05:30
%A H. G. Konsowa
%A E. M. Saad
%A M. H. A. Awadalla
%T Dynamic Resources for Multicore Processor using Register File Protection
%J International Journal of Computer Applications
%@ 0975-8887
%V 92
%N 7
%P 1-7
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

A massive investment in the design multicore has been accomplished through technologies that impose significant barriers to assure the reliable operation of future chips. Extremely complex, parallel, multi-core processor fabricated in these technologies will become more vulnerable to several factors that produce transient (soft) errors or permanent (hard) errors. One of the critical issues to protect a processor is the register file. It registers the architectural states for long periods and also it can be read frequently. This paper presents a new eviction policy to the registers entry from error code correction table in the insertion stage for the integer register file protection process. The paper presents a qualitative comparison with other eviction policies (random and the least recently used, LRU). Also it addresses the effect of using the integer register protection with dynamic resource fetch policy on the overall performance by adding the protection for integer registers files to the dynamic allocated resource (fetch policy). The achieved results show that the dynamic fetch policy WZ-FETCH outperforms in all addressed benchmark programs in case of using register file protection.

References
  1. Marr, D. T. , Binns, F. , Hill, D. L. , G. Hinton, Koufaty, D. A. , Miller, J. A. and Upton, M. 2002. Hyper-Threading Technology Architecture and Microarchi-tecture,. Intel Technology J. , vol. 6, no. 1, (Feb. 2002), 4-15.
  2. Raasch, S. E. and Reinhardt, S. K. 2003. The Impact of Resource Partitioning on SMT Processors. Proc. 12th Int'l Conf. Parallel Architecture and Compilation Techniques (Sept. 2003), 15-26.
  3. Wang, H. , Koren, I. and Krishna, C. 2011. An Adaptive Resource Partitioning Algorithm in SMT Processors. Parallel and Distributed Systems, IEEE Transactions on, Volume: 22, Issue: 7 July.
  4. Slegel, T. , Averill, I. , R. M. , Check, M. , B. Giamei, Krumm, B. , Krygowski, C. , Li, W. , Liptay, J. , MacDougall, J. , McPherson, T. , Navarro, J. , Schwarz, E. , Shum, K. and Webb, C. 1999. IBM's S/390 G5 Microprocessor Design. IEEE Micro, vol. 19.
  5. "The Multi2Sim Simulation Framework" http://www. multi2sim. org, 2011.
  6. Konsowa, H. G. , Saad, E. M. and Awadalla, M. H. A. 2012. Updating Multicore Processor Simulator to Support Dynamic Design in Fetch stage. National Radio Science Conference (NRSC).
  7. Ubal, R. , Sahuquillo, J. , Petit, S, and L_opez, P. 2012. Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors. In Proc. of the 19th Int'l Symposium on Computer Architecture and High Performance Computing.
  8. Li, X. D. , Adve, S. V. , Bose, P. , and Rivers, J. A. 2005. SoftArch: An Architecture Level Tool for Modeling and Analyzing Soft Errors, In Proceedings of the International Conference on Dependable Systems and Networks.
  9. Kim, S. , and Somani, A. K. 2002. Soft Error Sensitivity Characterization of Microprocessor Dependability Enhancement Strategy. The International Conference on Dependable System and Networks.
  10. Wang, N. J. , Quek, J. , Rafacz, T. M. and Patel, S. J. 2004. Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, In Proceedings of the International Conference on Dependable Systems and Networks.
  11. Czeck, E. W. and Siewiorek, D. 1990. Effects of Transient Gate-level Faults on Program Behavior, In Proceedings of the International Symposium on Fault-Tolerant Computing.
  12. Mukherjee, S. S. , Weaver, C. , Emer, J. , Reinhardt, S. K. and Austin, T. 2003. A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, In Proceedings of the International Symposium on Microarchitecture.
  13. Biswas, A. , Cheveresan, R. , Emer, J. , Mukherjee, S. S. , Racunas, P. B. and Rangan, R. 2005. Computing Architectural Vulnerability Factors for Address-Based Structures, In Proceedings of the International Symposium on Computer Architecture.
  14. Montesinos, P. , Liu, W. and Torrellas, J. 2007. Using Register Lifetime Predictions to Protect Register Files against Soft Errors. Dependable and Secure Computing (TDSC), IEEE Transactions on, Volume: 22, Issue: 7 (June 2007).
  15. Konsowa, H. G. , Saad, E. M. and Awadalla, M. H. A. 2012. New Fetch Policies for Multicore Processor Simulator to Support Dynamic Design in Fetch Stage. JOURNAL OF COMPUTER SCIENCE.
  16. Cottrell, A. Regression Analysis: Basic Concepts. [Online]. Available: Regression. pd.
Index Terms

Computer Science
Information Sciences

Keywords

Multicore Resource allocation Register sharing Register renaming Simultaneous Multi-Threading (SMT).

Powered by PhDFocusTM