The week's pick
Reseach Article
FPGA Implementation of Area Efficient and Delay Optimized 32-Bit SQRT CSLA with First Addition Logic
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 95 - Number 22 |
| Year of Publication: 2014 |
| Authors: Sumeet D. Gandhe, Venkatesh Giripunje |
10.5120/16730-7024
|
Sumeet D. Gandhe, Venkatesh Giripunje . FPGA Implementation of Area Efficient and Delay Optimized 32-Bit SQRT CSLA with First Addition Logic. International Journal of Computer Applications. 95, 22 ( June 2014), 43-49. DOI=10.5120/16730-7024
Abstract
Binary addition is a fundamental operation in most digital circuits. There are a variety of adders, each has certain performance. Parallel adders are used for fast binary addition which plays a crucial impersonation in majority of digital circuit designs including digital signal processors (DSP) and microprocessor data path unit. In this project we implement the parallel adder 32-bit SQRT CSLA(square root carry select adder) with BEC logic and compare them to the simple ripple carry adder(RCA),carry look ahead adder(CLA) & carry select adder(CSLA). To reduce the area and delay of n-bit CSLA, n-bit SQRT CSLA with BEC-1 logic was designed. Since CSLA is area consuming because it consists of dual RCA in structure. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. So as to achieve the same an efficient gate-level modification would be implemented to vitally reduce the delay of the CSLA. 32-bit SQRT CSLA with BEC-1logic is already designed which reduces the area of corresponding CSLA. But while performing area reduction and power reduction it is found that there is an increase in the delay. So in this project we put forward the structure of square root CSLA (SQRT CSLA) using "first addition logic circuit(FAL)" for 32-bit instead of BEC-1 logic circuit. The performance in terms of area, delay and utilization of power are calculated for SQRT CSLA with FAL and are compared with existing CSLA, SQRT CSLA and SQRT CSLA with BEC-1 logic.
References
- O. J. Bedrij, "Carry-select adder," IRE Trans. Electron. Comput. , pp. 340–344, 1962.
- Y. Kim and L. -S. Kim, "64-bit carry-select adder with reduced area," Electron. Lett. , vol. 37, no. 10, pp. 614–615, May 2001.
- B. Ramkumar, H. M. Kittur, and P. M. Kannan, "ASIC implementation of modified faster carry save adder," Eur. J. Sci. Res. , vol. 42, no. 1, pp. 53–58, 2010.
- T. Y. Ceiang and M. J. Hsiao, "Carry-select adder using single ripple carry adder," Electron. Lett. , vol. 34, no. 22, pp. 2101–2103, Oct. 1998.
- J. M. Rabaey, Digtal Integrated Circuits—A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 2001.
- Y. He, C. H. Chang, and J. Gu, "An area efficient 64-bit square root carry-select adder for low power applications," in Proc. IEEE Int. Symp. Circuits Syst. , 2005, vol. 4, pp. 4082–4085.
- B. Ramkumar and Harish M Kittur, "Low-Power and Area-Efficient Carry Select Adder" IEEE transactions on very large scale integration (VLSI) systems, vol. 20, no. 2, February 2012]
- N. Weste and K. Eshragian, Principles of CMOS VLSI Designs: A System Perspective, 2nd ed. , Addison-Wesley, 1985-1993.
- Morinaka, H. , Makino, H. , Nakase, Y. et. al, "A 64 bit Carry Look-ahead CMOS adder using Modified Carry Select". Cz/stoin Integrated Circuit Conference, 1995, pages 585-588
Index Terms
Keywords