Call for Paper - January 2023 Edition
IJCA solicits original research papers for the January 2023 Edition. Last date of manuscript submission is December 20, 2022. Read More

Application Specific Hardware Design Simulation for High Performance Embedded System

Print
PDF
International Journal of Computer Applications
© 2014 by IJCA Journal
Volume 96 - Number 10
Year of Publication: 2014
Authors:
Ravi Khatwal
Manoj Kumar Jain
10.5120/16834-6599

Ravi Khatwal and Manoj Kumar Jain. Article: Application Specific Hardware Design Simulation for High Performance Embedded System. International Journal of Computer Applications 96(10):55-66, June 2014. Full text available. BibTeX

@article{key:article,
	author = {Ravi Khatwal and Manoj Kumar Jain},
	title = {Article: Application Specific Hardware Design Simulation for High Performance Embedded System},
	journal = {International Journal of Computer Applications},
	year = {2014},
	volume = {96},
	number = {10},
	pages = {55-66},
	month = {June},
	note = {Full text available}
}

Abstract

Application specific simulation is challenging task in various real time high performance embedded devices. In this study specific application is implemented with the help of Xilinx. Xilinx provides SDK and XPS tools, XPS tools used for develop complete hardware platform and SDK provides software platform for application creation and verification. Xilinx XUP-5 board have been used and implemented various specific Applications with hardware platform. In this study the base instruction set with customized instructions, supported with specific hardware resources are analyzed.

References

  • Kucukcakar, K. An ASIP design methodology for embedded systems. In proc of: Hardware/Software Co-design, 1999.
  • Jain, M. K. , Balakrishnan, M. , Kumar, A. , "ASIP Design Methodologies: Survey and Issues", VLSI, 14th International Conference on VLSI Design (VLSID '01), 2001.
  • Hartmann, M. , Raghavan, P. , Perre, V. D. , L. , Agrawal, P. , Memristor-Based (ReRAM) Data Memory Architecture in ASIP Design, IEEE, Digital System Design (DSD), 2013,Euromicro Conference. pp. 795 – 798.
  • Sharma, A. , Sutar, S. , Sharma, V. K. , Mahapatra K. K. An ASIP for image enhancement applications in spatial domain using LISA,2011, pp. 175-179.
  • Fathy A. , Isshiki T. ,Li D. , Kunieda H. Custom Instruction Synthesis Framework for Application Specific Instruction-Set Processor with HW, IC-ICTES in Ayutthaya, 2014.
  • Xilinx tool Available from http//www. xilinx. com.
  • Qiu, J. , Gao, X. , Jiang, Y. , Xiao, X. An ultra-fast hybrid simulation framework for ASIP, Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference. pp. 711 – 714.
  • Hassan, H. M. , Mohammed, K. and Shalash, A. F. Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine, engine EURASIP Journal on Embedded Systems, 2012.