CFP last date
22 April 2024
Call for Paper
May Edition
IJCA solicits high quality original research papers for the upcoming May edition of the journal. The last date of research paper submission is 22 April 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Application Specific Hardware Design Simulation for High Performance Embedded System

by Ravi Khatwal, Manoj Kumar Jain
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 96 - Number 10
Year of Publication: 2014
Authors: Ravi Khatwal, Manoj Kumar Jain
10.5120/16834-6599

Ravi Khatwal, Manoj Kumar Jain . Application Specific Hardware Design Simulation for High Performance Embedded System. International Journal of Computer Applications. 96, 10 ( June 2014), 55-66. DOI=10.5120/16834-6599

@article{ 10.5120/16834-6599,
author = { Ravi Khatwal, Manoj Kumar Jain },
title = { Application Specific Hardware Design Simulation for High Performance Embedded System },
journal = { International Journal of Computer Applications },
issue_date = { June 2014 },
volume = { 96 },
number = { 10 },
month = { June },
year = { 2014 },
issn = { 0975-8887 },
pages = { 55-66 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume96/number10/16834-6599/ },
doi = { 10.5120/16834-6599 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:21:26.145893+05:30
%A Ravi Khatwal
%A Manoj Kumar Jain
%T Application Specific Hardware Design Simulation for High Performance Embedded System
%J International Journal of Computer Applications
%@ 0975-8887
%V 96
%N 10
%P 55-66
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Application specific simulation is challenging task in various real time high performance embedded devices. In this study specific application is implemented with the help of Xilinx. Xilinx provides SDK and XPS tools, XPS tools used for develop complete hardware platform and SDK provides software platform for application creation and verification. Xilinx XUP-5 board have been used and implemented various specific Applications with hardware platform. In this study the base instruction set with customized instructions, supported with specific hardware resources are analyzed.

References
  1. Kucukcakar, K. An ASIP design methodology for embedded systems. In proc of: Hardware/Software Co-design, 1999.
  2. Jain, M. K. , Balakrishnan, M. , Kumar, A. , "ASIP Design Methodologies: Survey and Issues", VLSI, 14th International Conference on VLSI Design (VLSID '01), 2001.
  3. Hartmann, M. , Raghavan, P. , Perre, V. D. , L. , Agrawal, P. , Memristor-Based (ReRAM) Data Memory Architecture in ASIP Design, IEEE, Digital System Design (DSD), 2013,Euromicro Conference. pp. 795 – 798.
  4. Sharma, A. , Sutar, S. , Sharma, V. K. , Mahapatra K. K. An ASIP for image enhancement applications in spatial domain using LISA,2011, pp. 175-179.
  5. Fathy A. , Isshiki T. ,Li D. , Kunieda H. Custom Instruction Synthesis Framework for Application Specific Instruction-Set Processor with HW, IC-ICTES in Ayutthaya, 2014.
  6. Xilinx tool Available from http//www. xilinx. com.
  7. Qiu, J. , Gao, X. , Jiang, Y. , Xiao, X. An ultra-fast hybrid simulation framework for ASIP, Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference. pp. 711 – 714.
  8. Hassan, H. M. , Mohammed, K. and Shalash, A. F. Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine, engine EURASIP Journal on Embedded Systems, 2012.
Index Terms

Computer Science
Information Sciences

Keywords

Xilinx virtex-5 FPGA board simulation hardware and software design Xilinx Platform Studio.

Powered by PhDFocusTM