Call for Paper - January 2023 Edition
IJCA solicits original research papers for the January 2023 Edition. Last date of manuscript submission is December 20, 2022. Read More

Design of a Novel Reversible Arithmetic Circuit using QCA

International Journal of Computer Applications
© 2014 by IJCA Journal
Volume 96 - Number 21
Year of Publication: 2014
Ritika Jain

Ritika Jain. Article: Design of a Novel Reversible Arithmetic Circuit using QCA. International Journal of Computer Applications 96(21):57-63, June 2014. Full text available. BibTeX

	author = {Ritika Jain},
	title = {Article: Design of a Novel Reversible Arithmetic Circuit using QCA},
	journal = {International Journal of Computer Applications},
	year = {2014},
	volume = {96},
	number = {21},
	pages = {57-63},
	month = {June},
	note = {Full text available}


Reversible logic is one of the flourishing importance to many futuristic technologies. A reversible circuit maps each input vector into a unique output vector. There should not be any information loss in the circuit, because it is proved that each irreversible bit operation dissipate kTln2 amount of energy, but there are so many fields such as cryptography, optical computing, DNA computing etc. , where such kind of information loss augments the heat dissipation. As the circuits are getting more compact, soon a limitation to Moore's Law will be reached hence further no more transistors can be mounted on a single chip. Therefore the next era of technology is transistor less circuit, in which the same operations which are performed now using transistors will be processed at atomic or molecular level using transistor less technique i. e. Quantum Dot Cellular Automata. A novel Reversible Gate RSG is proposed which is designed using QCA. RSG gate outperforms existing reversible gates in terms of garbage outputs and multi functionality.


  • A. Barenco and C. H. Bennett, et. al. , " Elementary gates for quantum computation. Phys. Rev. A, 1995.
  • R. Landauer, "Irreversibility and heat generation in the computational process", IBM J. Research and Development, 1961.
  • C. H. Bennett , "Logical Reversibility of Computation," IBM Journal of Research and Development, 1973.
  • D. Grobe et. al. ,"Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares", 38th international Symposium on Multiple valued Logic, 2008.
  • T. Toffoli,"Reversible Computing,"MITLab for Computer Science, Tech. Rep. Tech memo MIT/LCS/TM-151, 1980.
  • "Nano -Arch Online Quantum Dot Cellular Automata QCA", University of Erlangen- Nurnberg 2012.
  • W. Konard et. al. , "QCADesigner: A Rapid Design and Simulation Tool For Quantum-Dot Cellular Automata", IEEE Transactions on Nanotechnology, 2004.
  • G. Toth and C. S. Lent, "Quasi adiabatic switching for metal-island quantum-dot cellular automata", J. Appl. Physics, 1999.
  • K. Hennessy and C. S. Lent, "Clocking of molecular quantum-dot cellular automata", J. Vac. Sci. Technology B, 2001.
  • Thapliyal H. and Ranganathan N. , "A New Design of The Reversible Subtractor Circuit",11th IEEE International Conference on Nanotechnology,2011.
  • Akeela R. and Wagh D. , "A five Input majority Gate in Quantum-dot Cellular Automata", 54th IEEE International Midwest Symposium on Circuit and Systems, 2011.
  • Karthigai L. et. al. , "Design of Subtractor using Nanotechnology Based QCA", IEEE International Conference on Communication Control and Computing technologies",2010.
  • Navi K. et. al. , "A Novel Seven Input Majority Gate In Quantum-Dot Cellular Automata", IJCSI, 2012.
  • Navi K. et. al. , "Five-Input Majority Gate, a new Device for Quantum-Dot Cellular Automata", Journal of Computational and theoretical Nano science, 2010.
  • R. Zhang et. al. , "A Method of Majority Logic Reduction for Quantum Cellular Automata", IEEE Transaction on Nanotechnology, 2004.
  • Heumpil Cho et. al. , "Adder Design and Analysis for Quantum Dot Cellular Automata", IEEE Transaction on Nanotechnology, 2007.
  • G. H. Bernstein et. al. , "Magnetic QCA System", Micro Electronics Journal, Elsevier, 2005.
  • MaiiT. et. al. , "Reversible Full Adder/Subtractor", 11th International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design, 2010.