The week's pick
Random Articles
Reseach Article
Performance Enhancement by Splitting ALU in Error Resilient Low Cost Processors
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 97 - Number 19 |
| Year of Publication: 2014 |
| Authors: Naveen Kumar, Rahul Raj Choudhary, Pradeep Dimri |
10.5120/17116-7750
|
Naveen Kumar, Rahul Raj Choudhary, Pradeep Dimri . Performance Enhancement by Splitting ALU in Error Resilient Low Cost Processors. International Journal of Computer Applications. 97, 19 ( July 2014), 24-28. DOI=10.5120/17116-7750
Abstract
Performance enhancement has always been a primary design goal for designers. Modern automation technology demands for reliable low cost controllers, required for specific applications. The restricted resources limits the number of functional units available on a processor which results into lowered performance. The better performance can be achieved with splitting existing functional unit into smaller independent units. The split of arithmetic and logic unit into two independent units namely arithmetic unit and logic unit, provides the facility for simultaneous operation by both of the units. This results into lesser execution time. The simulator Simplescalar has been modified to simulate split ALU. The benchmarks are run in order to collect performance statistics. The simulation parameters, including execution time have been recorded for standard simulator having integral ALU unit, and for split ALU unit and further compared to show enhanced performance with split ALU.
References
- Viney Kumar, Rahul Raj, and Virendra Singh, 'FREP: A Soft-Error Resilient Pipelined RISC Architecture', IEEE East-West Design and Test Symposium (EWDTS) 2009, Moscow, Russia, Sep 2009, pp. 196-199.
- Eric Rotenberg, 'AR-SMT: A Microarchitectural Approach to Fault tolerance in Microprocessors', Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, 1999. Page(s):84 - 91.
- Wang N. J. and Patel S. J. , 'ReStore: Symptom Based Soft Error Detection in Microprocessors, IEEE Transactions on Architecture, Volume 3, Issue 3, July-Sept. 2006 Page(s): 188 - 201.
- C. Metra D. Rossi, M. Omana, A. Jas, and R. Galivanche, 'Function-Inherent Code Checking: A New Low Cost On-Line Testing Approach For High Performance Microprocessor Control Logic', 13th European Test Symposium, May 2008.
- Naseer, Riaz Bhatti, Rashed Zafar Draper, Jeff, 'Analysis of Soft Error Mitigation Techniques for Register Files in IBM Cu-08 90nm Technology',Circuits and Systems, 2006. MWSCAS'06.
- Qureshi, M. K. ; Mutlu, O. Patt, Y. N. , 'Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance in Microprocessors', Dependable Systems and Networks, 2005. DSN 2005. Proceedings. International Conference, Volume , Issue , 28 June-1 July 2005 Page(s): 434 - 443
- G. Sohi, M. Franklin, and K. K. Saluja, 'A Study of Time-Redundant Fault Tolerance Techniques for High-Performance Pipelined Computers', Nineteenth International Symposium on Fault-Tolerant Computing, FTCS-19, Jun 1989 Page(s):436 -443.
- J. B. Nickel, and A. K. Somani, 'REESE: A Method of Soft Error Detection in Microprocessors', Proc. of Int. Conf. on Dependable Systems and Networks, 2001.
- S. Kim, A. K. Somani, 'SSD: an Affordable Fault Tolerant Architecture for Superscalar Processors', in Proc. of Int. Symp. on Dependable Computing, pp. 27-34, 2001.
- S. Shamshiri, H. Esmaeilzadeh, and Z. Navabi, 'Instruction-level test methodology for CPU core self-testing', ACM Trans. Des. Autom. Electron. Syst. , vol. 10, no. 4, pp. 673689, Oct. 2005.
- SimpleScalarR, SimpleScalar LLC toolset by Todd Austine, www. simplescalar. com
Index Terms
Keywords