The week's pick
Reseach Article
Instruction Customization: A Challenge in ASIP Realization
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 98 - Number 15 |
| Year of Publication: 2014 |
| Authors: Deepti Shrimal, Manoj Kumar Jain |
10.5120/17260-7608
|
Deepti Shrimal, Manoj Kumar Jain . Instruction Customization: A Challenge in ASIP Realization. International Journal of Computer Applications. 98, 15 ( July 2014), 22-26. DOI=10.5120/17260-7608
Abstract
An Application Specific Instruction set Processors (ASIP) or alternatively known as customized processor is a processor designed for a particular application or for a set of applications. Earlier surveys show that though a significant research has been done for this most promising processor design technology, still approaches used in them are lacking in methodologies to define processor configuration based on the requirements of the applications. There are number of approaches claiming to design and synthesize ASIPs but they are facing many challenges. This paper is an attempt to find major challenges faced by them as well as the current state of these promising techniques adopted by the industry. This paper also analyzed their effort to know really what they could have achieved so far and identified what should be done to make these techniques successful. If some limitations can be removed soon, these techniques are going to expand in an explosive manner.
References
- Jain M. K. , Balakrisnana M. and Kumar A. 2001. ASIP Design and Methodologies: Survey and Issues. Proceedings of IEEE. VLSI. pp. 76-81.
- Ye Z. A. , Moshovos A. , Hauck S. , and Banerjee P. 2000. CHIMAERA: High- Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit. In Proc. 27th Annual International Symposium on Computer Architecture. pp. 225-235.
- Tensilica Inc. homepage, Available: http://www. tensilica. com
- Altera Corp. homepage, Available: http://www. altera. com.
- Xilinx Inc. homepage, Available: http://www. xilinx. com.
- Cong J. , Fan Y. , Han G. , and Zhang Z. 2004. Application- specific instruction generation for configurable processor architectures. In Proc. FPGA, Monterey. CA. pp 183-189.
- Atasu K. , Pozzi L. , and Ienne P. 2003. Automatic application- specific instruction-set extensions under microarchitectural constraints. In Proc. 40th DAC. pp 256-261.
- Atasu K. , Mencer O. and Luk W. 2008. Fast Custom Instruction Identification by Convex Subgraph enumeration. pp 1-6.
- Chen L, Tarango J. , Mitra T. and Brisk P. 2013. A Just-in-Time Customizable Processor. IEEE. pp 524-531.
- Chen X. , Maskell D. L. , and Sun Y. 2007. Fast identification of custom instructions for extensible processors. IEEE Trans. Computer-Aided Des (CAD) Integrated Circuits. pp 359-368.
- Pothineni N. , Kumar A. and Paul K. 2008. Exhaustive Enumeration of Legal Custom Instructions for Extensible Processors. 21st International Conference on VLSI Design pp 261-266.
- Pozzi L. , Atasu K. , and Ienne P. 2006. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Trans Computer Aided Des. pp 1209-1229
- Biswas P. , Banerjee S. , Dutt N. , Ienne P and Pozzi L. 2006. Performance and energy benefits of instruction set extension in an FPGA soft core. VLSI Design. pp 651-656.
- Lazányi J. 2005. Instruction Set Extension Using MicroBlaze processor. FPL. IEEE. pp 729-730.
- Hamblen J. O. 2006. Using System-on-a-Programmable-Chip Technology to Design Embedded System. IJCA. pp 142-152.
- Brown S. and Rose J. 1996. FPGA and CPLD Architectures: A tutorial. IEEE, pp. 42-46
- Peddersen J. 2005. Rapid Embedded Hardware/Software System Generation. Proceedings of the 18th International Conference on VLSI Design. pp 111-116.
- Cheung N. 2003. Rapid Configuration & Instruction Selection for an ASIP: A Case Study. IEEE. pp 802-807.
Index Terms
Keywords