Abstract

The paper discusses a comparative study of full adders with various logic style of designing. Logic style affects the switching capacitance, transition activity, short circuit current and delay. Various logic styles have been compared taking full adder as a reference circuit and power dissipation and delay as reference parameters. Simulation results of all the full adders at technologies of 180nm, 90nm, 45nm of CMOS process have been provided. It is observed that less power is consumed in the Transmission based full adder than the Convention full adder and Pass Transistor full adder.
- Saini, Vijender, Balwinder Singh, and Rekha Devi. “Area Optimization of FIR Filter

Index Terms

Computer Science Circuits And Systems

Keywords

CPL Complementary CMOS DPL Transmission Gate (TG) Pass Transistor Logic Adder
Circuits Low Power Logic Styles.