Call for Paper - March 2020 Edition
IJCA solicits original research papers for the March 2020 Edition. Last date of manuscript submission is February 20, 2020. Read More

Body Biasing Scheme to Control Leakage, Speed and Stability in SRAM Cell Design

Print
PDF
IJCA Proceedings on International Conference on Computing, Communication and Sensor Network
© 2015 by IJCA Journal
CCSN 2014 - Number 1
Year of Publication: 2015
Authors:
Rohit Lorenzo
Saurabh Chaudhury

Rohit Lorenzo and Saurabh Chaudhury. Article: Body Biasing Scheme to Control Leakage, Speed and Stability in SRAM Cell Design. IJCA Proceedings on International Conference on Computing, Communication and Sensor Network CCSN 2014(1):11-15, June 2015. Full text available. BibTeX

@article{key:article,
	author = {Rohit Lorenzo and Saurabh Chaudhury},
	title = {Article: Body Biasing Scheme to Control Leakage, Speed and Stability in SRAM Cell Design},
	journal = {IJCA Proceedings on International Conference on Computing, Communication and Sensor Network},
	year = {2015},
	volume = {CCSN 2014},
	number = {1},
	pages = {11-15},
	month = {June},
	note = {Full text available}
}

Abstract

In this paper a new SRAM cell is designed with a body bias controller to control leakage, speed and stability. A novel controller circuit is proposed to control the value of threshold voltage. Operation of the proposed controller is based on word line signal levels. In order to reduce sub threshold leakage current, the NMOS access and driver transistor is adjusted to a higher threshold voltage. Similarly, threshold voltage of NMOS access transistor is adjusted to a low value for improved read and writes speed. As compared to conventional 6T SRAM cell, the proposed design reduces the leakage power by about 52. 27%, when tested on (8×16) SRAM cells.

References

  • Bowman, M. , Debray, S. K. , and Peterson, L. L. 1993. Reasoning about naming systems.
  • International Roadmap for Semiconductors, ITRS, 2009 [Online]. Available: http://www. itrs. net.
  • Calhoun BH and Chandrakasan AP 2006. Static Noise Margin Variation for Sub-threshold SRAM in 65-nm CMOS. IEEE Journal of Solid-State Circuits,1673–1679.
  • E. Seevinck et al. , IEEE JSSC,(1987) pp. 748-754.
  • K. Takeda et al. , IEEE ISSCC, Feb. 2006, pp. 630-631.
  • Benton H. Calhoun and Anantha P. Chandrakasan. 2006 "StaticNoise Margin Variation for Sub-threshold SRAM in 65nm CMOS", IEEE Solid-State Circuits Journal, vol. 41,Jan. 2006, 1673-1679.
  • M. Yamaoka et al. , IEEE ASSCC, Nov. 2005, pp. 109-112.
  • A. Agarwal, H. Li, and K. Roy, "DRG-Cache: A Data Retention Gated-Ground Cache for Low Power", DAC, to be published, 2002.
  • H. Ananthan ,C. H. Kim and K. Roy, "Larger than – Vdd forward body bias in sub-0. 5v nanoscale CMOS," in ISLPED 2004,8-13.
  • S. Kang and Y. Leblebici. CMOS digital integrated circuits. Mc-Graw hill,2003.
  • G. Razavipour, A. Afzali-Kusha and M. Pedram M. Design and analysis of two low-power SRAM cell structures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2009,1551-1555.
  • A. Pavlov, M. Sachdev and Jose pineda de gyvez, "An SRAM weak cell fault model and a DFT technique with a programmable detection threshold," in ITC international test conference 2004, 1006-1015.
  • [Online]. Available: http://ptm. asu. edu/