Call for Paper - June 2019 Edition
IJCA solicits original research papers for the June 2019 Edition. Last date of manuscript submission is May 20, 2019. Read More

FPGA Implementation of Pipelined Architecture for RC5

Print
PDF
IJCA Proceedings on National Conference on Growth of Technologies in Electronics, Telecom and Computers - India Perception
© 2014 by IJCA Journal
GTETC-IP
Year of Publication: 2014
Authors:
Rakesh Bhimannavar
Jayashree H V

Rakesh Bhimannavar and Jayashree H V. Article: FPGA Implementation of Pipelined Architecture for RC5. IJCA Proceedings on National Conference on Growth of Technologies in Electronics, Telecom and Computers - India's Perception GTETC-IP:16-19, May 2014. Full text available. BibTeX

@article{key:article,
	author = {Rakesh Bhimannavar and Jayashree H V},
	title = {Article: FPGA Implementation of Pipelined Architecture for RC5},
	journal = {IJCA Proceedings on National Conference on Growth of Technologies in Electronics, Telecom and Computers - India's Perception},
	year = {2014},
	volume = {GTETC-IP},
	pages = {16-19},
	month = {May},
	note = {Full text available}
}

Abstract

Transferring the data more securely plays a vital role in today's communication world. Ensuring that the data transferred is secure is a challenge. It is necessary to make sure that information is hidden from anyone for whom it is not intended. Cryptographic algorithms are extensively used to assure the privacy of the data by providing required security through encryption. Encryption is carried out by performing multiple iterations of complex mathematical operations on the given data using a secret key, such that original data is hard to retrieve unless the secret is known. This paper describes the RC5 algorithm, which is one of the methods to provide security to the data. It involves the use of encryption and decryption processes. The main goal of this paper is to show that the exchange of information is secure in a very strong sense. In this paper a reconfigurable RC5 algorithm for crypto system is implemented in Xilinx Spartan - 6 FPGA with a pipeline scheme. The design has been described in VHDL. This architecture reduces the required hardware resources compared to previous works [9] and achieves high-speed performance.

References

  • R. L. Rivest. "The RC5 Encryption Algorithm," in Proc. of the 2nd Workshop on Fast Software Encryption, pages 86-96, Springer, 1995.
  • N. Sklavos, C. Machas, O. Koufopavlou, "Area Optimized Architecture and VLSI Implementation of RC5 Encryption Algorithm," in Proc. of 10th IEEE International Conference on Electronics, Circuits and Systems (IEEE ICECS'03), vol. 1, pp. 172-175, United Arab Emirates, Dec. 2003.
  • S. Nimmagadda, O. Elkeelany, "Performance evaluation of different hardware models of RC5 algorithm," In the Proceeding of The IEEE 39th Southeastern Symposium on System Theory, 2007.
  • N. Sklavos, A. P. Fournaris, O. Koufopavlou, "WAP Security: Implementation Cost and Performance Evaluation of a Scalable Architecture for RC5 Parameterized Block Cipher," in Proc. of 12th IEEE Mediterranean, vol. 2, pp. 795-798, May. 2004.
  • O. Elkeelany, "Performance Comparisons, Design, and Implementation of RC5 Symmetric Encryption Core using Reconfigurable Hardware," Journal of Computers, vol. 3, no. 3, pp. 48-55, Mar. 2008.
  • L. Hua, L. Jianzhou and Y. Jing, "An efficient and reconfigurable architecture for RC5," Canadian Conference on Electrical and Computer Engineering, pp. 1648-1651, May 2005.
  • M. Yoshikawa, K. Sakaue, "Dedicated Hardware for RC5 Cryptography and its Implementation," World Congress in Computer Science, Computer Engineering, and Applied Computing (WORLDCOM'11), Las Vegas Nevada, USA, Jul. 2011.
  • W. Stallings, Cryptography and Network Security: Principles and Practice, Third Edition. New Jersey: Prentice hall, 2003.
  • Ruhan Bevi, S. S. V. Sheshu, S. Malarvizhi, "FPGA based Pipelined Architecture for RC5 Encryption", IEEE, Digital information and communication technology and its application (DICTAP), pages 214-219, MAY. 2012.