CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
Reseach Article

Design of Ultra Low Power LC VCO in 45 nm Standard CMOS Process

Published on June 2013 by Anindita Sahu, Sushanta K. Mandal
International Conference on Communication, Circuits and Systems 2012
Foundation of Computer Science USA
IC3S - Number 4
June 2013
Authors: Anindita Sahu, Sushanta K. Mandal
3d492c41-9727-46a0-8ee8-497a9f4aa9af

Anindita Sahu, Sushanta K. Mandal . Design of Ultra Low Power LC VCO in 45 nm Standard CMOS Process. International Conference on Communication, Circuits and Systems 2012. IC3S, 4 (June 2013), 17-20.

@article{
author = { Anindita Sahu, Sushanta K. Mandal },
title = { Design of Ultra Low Power LC VCO in 45 nm Standard CMOS Process },
journal = { International Conference on Communication, Circuits and Systems 2012 },
issue_date = { June 2013 },
volume = { IC3S },
number = { 4 },
month = { June },
year = { 2013 },
issn = 0975-8887,
pages = { 17-20 },
numpages = 4,
url = { /proceedings/ic3s/number4/12307-1349/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Communication, Circuits and Systems 2012
%A Anindita Sahu
%A Sushanta K. Mandal
%T Design of Ultra Low Power LC VCO in 45 nm Standard CMOS Process
%J International Conference on Communication, Circuits and Systems 2012
%@ 0975-8887
%V IC3S
%N 4
%P 17-20
%D 2013
%I International Journal of Computer Applications
Abstract

This work presents design of a fully integrated Voltage Control Oscillator (VCO) implemented in 45 nm standard CMOS process. The designed LC VCO operates at 9. 06 GHz with 634. 28µW power consumption from 1 V supply. The design achieves phase noise as -97. 48dBc/Hz at an offset of 1MHz and the figure of merit (FOM) of the LC-VCO is calculated as -178. 60dBc/Hz for the un-buffered VCO. For buffered VCO the phase noise becomes -97. 69dBc/Hz at an offset of 1MHz and the FOM is -178. 81dBc/Hz.

References
  1. M. H. Seyedi, H. Mokari and A. Bazdar, "A High Performance 5. 4 GHz 3V Voltage Controlled Oscillator in 0. 35-mm BiCMOS Technology", World Applied Sciences Journal 7 (7): 829-832, 2009
  2. Ryan. Lee, "A fully Monolithic 2. 5GHz LCVCO in 0. 35um technology," in IEEE GaAs Integrated Circuit Symposium Digest, 2001, pp. 244–247.
  3. Thomas H. Lee and Ali Hajimiri, The Design of Low Noise Oscillators, Kluwer Academic Publishers, Norwell, MA, 1999.
  4. Ali Hajimiri and Thomas H. Lee, "A General Theory of Phase Noise in Electrical Oscillators," IEEE Journal of Solid State Circuits, vol. 33, no. 2, pp. 179–194, Feb. 2005.
  5. Tajinder Manku, "Microwave CMOS - Devices and Circuits," in Proceedings of the IEEE Custom Integrated Circuits Conference, 1998, pp. 59–66.
  6. Lawrence E. Larson, "Integrated Circuit Technology Options for RFIC's— Present Status and Future Directions," IEEE Journal of Solid State Circuits, vol. 33, no. 3, pp. 387–399, March 1998.
  7. J. Y. -C. Chang, Asad A. Abidi, and Michael Gaitan, "Large Suspended Inductors on Silicon and Their Use in a 2-?m CMOS RF Amplifier," IEEE Electron Device Letters, vol. 14, no. 5, pp. 246–248, May 1993.
  8. J. Craninckx and M. Steyaert, Wireless CMOS Frequency Synthesizer Design, Kluwer Academic Publishers, Norwell, MA, 1998.
Index Terms

Computer Science
Information Sciences

Keywords

Rf Ic Lc Vco Cmos Process Low Power