Notification: Our email services are now fully restored after a brief, temporary outage caused by a denial-of-service (DoS) attack. If you sent an email on Dec 6 and haven't received a response, please resend your email.
CFP last date
20 December 2024
Reseach Article

Review on HDL Implementation of Digital Image Display on VGA

Published on July 2018 by Rohit Raj, Monika Aggarwal, Gaurav Mittal
International Conference on Advances in Emerging Technology
Foundation of Computer Science USA
ICAET2017 - Number 1
July 2018
Authors: Rohit Raj, Monika Aggarwal, Gaurav Mittal
4839577e-c182-48df-a555-fa5ee278ae64

Rohit Raj, Monika Aggarwal, Gaurav Mittal . Review on HDL Implementation of Digital Image Display on VGA. International Conference on Advances in Emerging Technology. ICAET2017, 1 (July 2018), 13-16.

@article{
author = { Rohit Raj, Monika Aggarwal, Gaurav Mittal },
title = { Review on HDL Implementation of Digital Image Display on VGA },
journal = { International Conference on Advances in Emerging Technology },
issue_date = { July 2018 },
volume = { ICAET2017 },
number = { 1 },
month = { July },
year = { 2018 },
issn = 0975-8887,
pages = { 13-16 },
numpages = 4,
url = { /proceedings/icaet2017/number1/29637-7006/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Advances in Emerging Technology
%A Rohit Raj
%A Monika Aggarwal
%A Gaurav Mittal
%T Review on HDL Implementation of Digital Image Display on VGA
%J International Conference on Advances in Emerging Technology
%@ 0975-8887
%V ICAET2017
%N 1
%P 13-16
%D 2018
%I International Journal of Computer Applications
Abstract

Image processing is always a very instance application while working on embedded platforms. It is still a very challenging task. To accelerate this image processing applications, Field-programmable gate arrays (FPGAs) offer a suitable platform as a customized hardware to accelerate this. The recent image processing algorithms are concentrated on pixel-based modules for simple preprocessing tasks. And these tasks are mainly defined using MATLAB. This paper deals with the implementation of image/digital captured data into real time hardware using HDLs with the motto of relatively inexpensive and adaptable technology. Thus, it offers modules and interfaces to perform operations and incorporate software defined operations. This paper shows the digital image (from any source/formats) can be stored into a memory (RAM/ROM) onto the FPGA and then it can be further processed for larger display devices i. e. on VGA monitors.

References
  1. Michael Schaeferling, Markus Bihler, Matthias Pohl, Gundolf Kiefer 2015, ASTERICS - An Open Toolbox for Sophisticated FPGA-Based Image Processing.
  2. Mariangela Genovese and Ettore Napoli, 2014. ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition video. IEEE transactions on very large scale integration (VLSI) systems.
  3. Carlos Gonzalez et. al. 2013, Use of FPGA or GPU-based architectures for remotely sensed hyper spectral image processing.
  4. Horace Josh et. al. IEEE 2013, Psychophysics Testing of Bionic Vision Image Processing Algorithms Using An FPGA Hatpack.
  5. Carlos González et. al. IEEE 2012, FPGA Implementation of the N-FINDR Algorithm for Remotely Sensed Hyperspectral Image Analysis.
  6. G. Bradski, The Open CV Library, Dr. Dobb's J. Software Tools, 2000.
  7. J. D?´az, E. Ros, F. Pelayo, E. Ortigosa, and S. Mota, IEEE 2006, FPGA-Based Real-Time Optical-Flow System.
  8. S. Sabatini, G. Gastaldi, F. Solari, K. Pauwels, M. Van Hulle, J. D?´az, E. Ros, N. Pugeault, and N. Kru¨ ger,2010. A Compact Harmonic Code for Early Vision Based on Anisotropic Frequency Channels.
  9. A. Bruhn, J. Weickert, and C. Schnorr,2005 Lucas/Kanade Meets Horn/Schunck: Combining Local and Global Optic Flow Methods.
  10. A. Bruhn, J. Weickert, T. Kohlberger, and C. Schnoerr,2006. A Multigrid Platform for Real-Time Motion Computation with Discontinuity-Preserving Variational Methods.
  11. J. Bergen, P. Anandan, K. Hanna, and R. Hingorani, 1992, Hierarchical Model-Based Motion Estimation.
  12. Hutchings, B. and Villasenor, J 1998, The Flexibility of Configurable Computing IEEE Signal Processing Magazine.
Index Terms

Computer Science
Information Sciences

Keywords

Fpga Simulation Synthesis Core Generation Vga Xilinx Ise Hdls