Increasing complexity and higher performance requirements of modern integrated circuits have naturally led to very high power consumption. Dynamic voltage scaling (DVS) is well studied and known to be successful in reducing energy consumption. Dynamic frequency scaling (DFS) is another technique to reduce energy consumption. As technology scale to nanometre, leakage power will become prominent. In this paper the effect on energy consumption of the system while applying both DVS and DFS analysed. This study shows that by applying DFS with DVS the total energy consumption get decreased. For energy estimation process in this work high level power estimation method is used.

1. J. A. Butts and G. S. Sohi. "A static power model for architects". In Proc. 33rd Annual IEEE/ACM International Symposium on MICRO-33 Microarchitecture, pp. 191-201, Dec. 2000.
2. MahadevamurtyNemani and Farid N. Najm "High-Level Area and Power Estimation for VLSI Circuits", IEEE transaction on vlsi cad, Vol. 18, No. 6, Pp. 697-713, Jun 1999.
3. MahadevamurtyNemani and Farid N. Najm "a" IEEE transaction on vlsi cad, Vol. 24, No. 7, Pp. 1076-1088, July 2005.
4. L. Benini, R. Bogliolo, and G. D. Micheli. "A survey of design techniques for System level dynamic power management". IEEE Transactions on VLSI Systems,Vol. 8, No. 3, Pp. 299-316, June 2000.
5. B. D oyle, R. Arghavani, D. Barlage, S. Datta, M. Doczy, J. Kavalieros, A. Murthy, and R. Chau, "Transistor elements for 30 nm physical gate lengths and beyond," Intel Technol. J. , vol. 6, pp. 42–54, 2002.
6. Weixunwang and Prabhat mishra, "System-wide leakage-aware energy minimization using Dynamic voltage scaling and cache reconfiguration in multitasking systems" IEEE transactions on VLSI, vol. 20, no. 5, Pp. 902-910, may 2012.
7. Yu - Hu ei Lee, Chao-Chang Chiu "A Near-Optimum Dynamic Voltage Scaling (DVS) in 65-nm Energy-Efficient Power Management With Frequency-Based Control (FBC) for SoC System" IEE transaction on Solid-State circuits, vol. 47, No. 11, Pp. 2563-2575, Nov 2012.
8. W. Wang and P. Mishra, "Leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in real-time systems," in Proc. IEEE Int. Conf. VLSI Des. , Pp. 357–362, Jan 2010.
9. R. Jejurikar, C. Pereira, and R. K. Gupta. "Leakage aware dynamic voltage scaling for real-time embedded systems". In Proceedings of Design Automation Conference, Pp. 275-280, July 2004.
10. W. Fornaciari, D. Sciuto, and C. Silvano, "Power estimation for architectural exploration of hw/sw communication on system-level buses," in Proc. 7th Int. Workshop Hardw. /Softw. Codes. (CODES), Pp. 152–156, 1999. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communications systems," in Proc. Int. Symp. Microarch. , , Pp. 330–335, 1997.
11. SimpleScalar maintenance release available http://www. simplescalar. org/
12. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communications systems," in Proc. Int. Symp. Microarch. , , Pp. 330–335, 1997.
13. Seung-Ho Jung, Seok-Yoon Kim, Jong-HumnBaek "Short circuit power estimation of static CMOS circuits" IEEE transaction on VLSI, Pp. 545-549, 2001.

Dvs Dfs Energy