CFP last date
20 June 2024
Reseach Article

Comparator Design for Delta Sigma Modulator

Published on September 2015 by Pinka Abraham, Jayakrishnan K.r, Shahana T.k
International Conference on Emerging Trends in Technology and Applied Sciences
Foundation of Computer Science USA
ICETTAS2015 - Number 3
September 2015
Authors: Pinka Abraham, Jayakrishnan K.r, Shahana T.k
e68c28bd-f53a-4107-bdd3-6e37480f3798

Pinka Abraham, Jayakrishnan K.r, Shahana T.k . Comparator Design for Delta Sigma Modulator. International Conference on Emerging Trends in Technology and Applied Sciences. ICETTAS2015, 3 (September 2015), 16-20.

@article{
author = { Pinka Abraham, Jayakrishnan K.r, Shahana T.k },
title = { Comparator Design for Delta Sigma Modulator },
journal = { International Conference on Emerging Trends in Technology and Applied Sciences },
issue_date = { September 2015 },
volume = { ICETTAS2015 },
number = { 3 },
month = { September },
year = { 2015 },
issn = 0975-8887,
pages = { 16-20 },
numpages = 5,
url = { /proceedings/icettas2015/number3/22389-2592/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Emerging Trends in Technology and Applied Sciences
%A Pinka Abraham
%A Jayakrishnan K.r
%A Shahana T.k
%T Comparator Design for Delta Sigma Modulator
%J International Conference on Emerging Trends in Technology and Applied Sciences
%@ 0975-8887
%V ICETTAS2015
%N 3
%P 16-20
%D 2015
%I International Journal of Computer Applications
Abstract

In wide band communication systems, low power and high speed ADCs forms the main building blocks. These ADCs are commonly seen in the front end of the radio frequency receivers. Comparators are used in these ADCs. A CMOS Comparator design, based on amplifier-push pull inverter circuit is elaborated in this paper, which is intended to be used as the 1-bit ADC required for the implementation of a first order Delta Sigma (??) A/D converter. This particular design for the comparator makes it faster and lowers the power dissipation. This design is realized in both 180 nm and 90 nm CMOS processes using Cadence Virtuoso platform and low power dissipation is found in 90 nm implementation with 1. 2 V supply voltage. In this work simulation results are reported and comparison of comparator in both technologies are observed

References
  1. M. A. Sohel, K. C. K. Reddy, and S. A. Sattar, "Design of low power sigma delta adc," International Journal of VLSI design &Communication Systems (VLSICS) Vol, vol. 3, 2012.
  2. S. A. Halim, S. L. M. Hassan, N. Akbar, and A. Rahim, "Comparative study of comparator and encoder in a 4-bit flash adc using 0. 18mm cmos technology," in Computer Applications and Industrial Electronics (ISCAIE), 2012 IEEE Symposium on, pp. 35–38, IEEE, 2012.
  3. Y. Yin, Wideband High-Performance Sigma-Delta Modulators for High-Speed Communications. PhD thesis, Citeseer, 2006.
  4. D. Jarman, "A brief introduction to sigma delta conversion,"
  5. Application Note AN9504, Intersil Corporation, pp. 1–7, 1995.
  6. C. J. B. Fayomi, G. W. Roberts, and M. Sawan, "A 1-v, 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0. 18 mm cmos technology," in Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, vol. 1, pp. 460–463, IEEE, 2001.
  7. J. A. Cherry and W. M. Snelgrove, Continuous-time delta-sigma modulators for high-speed A/D conversion: theory, practice and fundamental performance limits, vol. 521. Springer Science & Business Media, 2000.
  8. B. Li, "Design of multi-bit sigma-delta modulators for digital wireless communications," 2003.
  9. R. d. R´?o Fernandez,´ F. Medeiro, B. Perez´ Verdu,´ A. Rodr´?guez Vazquez,´ et al. , "A 2. 5-v cmos wideband sigma-delta modulator," in IEEE Instrumentation and Measurement Technology Conference (IMTC/2003), pp. 224–228, 2003.
  10. M. Devi, A. P. Chavan, and K. Muralidhara, "A 1. 5 v 3bit, 500ms/s low power cmos flash adc,"
  11. Al, M. B. I. Reaz, J. Jalil, and M. A. M. Ali, "Design of a low-power flash analog-to-digital converter chip for temperature sensors in 0. 18 mm cmos process," ActaScientiarum. Technol-ogy, vol. 37, no. 1, pp. 33–40, 2015
  12. P. C. Scholtens and M. Vertregt, "A 6-b 1. 6-gsample/s flash adc in0. 18- mm cmos using averaging termination," Solid-State Circuits, IEEE Journal of, vol. 37, no. 12, pp. 1599–1609, 2002.
  13. S. Yewale and R. Gamad, "Design of low power and high speed cmos comparator for a/d converter application," 2012.
  14. B. Razaviand , Design of analog CMOS integrated circuits. , 2005
Index Terms

Computer Science
Information Sciences

Keywords

Comparator Delta Sigma Adc Delta Sigma Modulator Flash Adc Dac