Abstract

In wide band communication systems, low power and high speed ADCs forms the main building blocks. These ADCs are commonly seen in the front end of the radio frequency receivers. Comparators are used in these ADCs. A CMOS Comparator design, based on amplifier-push pull inverter circuit is elaborated in this paper, which is intended to be used as the 1-bit ADC required for the implementation of a first order Delta Sigma (??) A/D converter. This particular
Comparator Design for Delta Sigma Modulator

design for the comparator makes it faster and lowers the power dissipation. This design is realized in both 180 nm and 90 nm CMOS processes using Cadence Virtuoso platform and low power dissipation is found in 90 nm implementation with 1.2 V supply voltage. In this work simulation results are reported and comparison of comparator in both technologies are observed

References

- M. Devi, A. P. Chavan, and K. Muralidhara, &quot;A 1. 5 v 3bit, 500ms/s low power cmos flash adc," &quot;
- S. Yewale and R. Gamad, &quot;Design of low power and high speed cmos comparator for a/d converter application," &quot; 2012.
- B. Razaviand, Design of analog CMOS integrated circuits., 2005

Index Terms
Keywords
Comparator  Delta Sigma Adc  Delta Sigma Modulator  Flash Adc Dac