Call for Paper - July 2020 Edition
IJCA solicits original research papers for the July 2020 Edition. Last date of manuscript submission is June 22, 2020. Read More

In GaAs/GaAsSb Heterojunction TFET

Print
PDF
IJCA Proceedings on International Conference on Emerging Trends in Technology and Applied Sciences
© 2015 by IJCA Journal
ICETTAS 2015 - Number 3
Year of Publication: 2015
Authors:
Arathy Varghese
Ajith Ravindran
Praveen C S

Arathy Varghese, Ajith Ravindran and Praveen C S. Article: In GaAs/GaAsSb Heterojunction TFET. IJCA Proceedings on International Conference on Emerging Trends in Technology and Applied Sciences ICETTAS 2015(3):21-25, September 2015. Full text available. BibTeX

@article{key:article,
	author = {Arathy Varghese and Ajith Ravindran and Praveen C S},
	title = {Article: In GaAs/GaAsSb Heterojunction TFET},
	journal = {IJCA Proceedings on International Conference on Emerging Trends in Technology and Applied Sciences},
	year = {2015},
	volume = {ICETTAS 2015},
	number = {3},
	pages = {21-25},
	month = {September},
	note = {Full text available}
}

Abstract

Tunnel FETs are a promising alternate to MOSFETs for low power design due to the ability to scale threshold voltage and hence supply voltage, without increase in OFF currents. However, they suffer from low ON currents. Demonstrated here is theenhancement in ION in arsenide–antimonide staggered-gap heterojunction (hetj) tunnel field-effect transistors (TFETs) by engineering the effective tunneling barrier height Ebeff. Moderate-stagger GaAs0. 4Sb0. 6/In0. 65Ga0. 35As and high-stagger GaAs0. 35Sb0. 65/In0. 7Ga0. 3As hetj TFETs are analyzed, and their electrical results are compared with the In0. 7Ga0. 3As homojunction (homj) TFET. The GaAs0. 4Sb0. 6/In0. 65Ga0. 35Ashetj TFET achieves 134% enhancement in ION over the In0. 7Ga0. 3As homj TFET at VDS = 0. 5 V. With electrical oxide thickness (Toxe) scaling from 2. 3 to 2 nm,and using a high staggered hetero junction the enhancement further increases to 285%, resulting in a record highION of 135 ?A/?m.

References

  • Sakurai T. Perspectives of low power VLSI's. IEICE Trans. Electron E87-C, 429–436, 2004.
  • Bernstein K. , Cavin, R. K. , Porod, W. , Seabaugh A. C. &Welser, J. Device and architectures outlook for beyond CMOS switches. Proc. IEEE 98, 2169–2184, 2010.
  • AM. Ionescu and H. Riel: Nature 479 329, 2011.
  • Knoch J. &Appenzeller, J. Modeling of high-performance p-type III–V heterojunction tunnel FETs. IEEE Electron Device Lett. 31, 305–307, 2010.
  • D. Mohata, S. Mookerjea, A. Agrawal, Y. Li, T. Mayer, V. Narayanan, A. Liu, D. Loubychev, J. Fastenau, and S. Datta: Appl. Phys. Express 4 024105, 2011.
  • Luisier M. &Klimeck, G. Simulation of nanowire tunneling transistors: from the Wentzel–Kramers–Brillouin approximation to full-band phonon-assisted tunneling. J. Appl. Phys. 107, 084507, 2010.
  • Mookerjea S. et al. Experimental demonstration of 100 nm channel length In0. 53Ga0. 47As-based vertical inter-band tunnel field effect transistors (TFET) for ultra low-power logic and SRMA applications. IEEE Int. Electron Devices Meet. 137. 1–137. 4, IEEE, 2009.
  • Zhao H. et al. InGaAs tunneling field-effect transistors with atomic-layer-deposited gate oxides. IEEE Trans. Electron Devices 58, 2990–2995, 2011.
  • D. Mohata . et. al Low-Temperature Atomic-Layer-Deposited High-k Dielectric for p-Channel In0:7Ga0:3As/GaAs0:35Sb0:65 Heterojunction Tunneling Field-Effect Transistor. Applied Physics Express 6 (2013) 101201
  • R. M Wallace et al. "Fermi level unpinning of GaSb using plasma enhanced atomic layer deposition" Applied Physics Lett. 97
  • Wang . C et al. Electrochem. Solid State Lett. 15 (2012)H51
  • R. Gandhi ,Z. Chen,N. Singh,K Banerjee and S Lee, "Vertical Si nanowire n-type tunneling FETs with low subthreshold swing (<50mV/decade)at room temperature,'IEEE Electron Device Lett, vol . 32 no. 4,pp(437-439) April 2011.
  • S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, 3 ed. , John Wiley & Sons, INC. , 2006
  • Verhulst A. et al. Complementary silicon-based heterostructure tunnel-FETs with high tunnel rates. IEEE Electron Device Lett. 29, 1398–1401, 2008.
  • Knoch J. Optimizing tunnel FET performance–impact of device structure, transistor dimensions and choice of material. Int. Symp. VLSI-TSA 45–46, IEEE, 2009.
  • Boucart K. &Ionescu, A. M. Length scaling of the double gate tunnel FET with a high-? gate dielectric. Solid State Electron. 51, 1500–1507, 2007.
  • A Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," Proc. IEEE, vol. 98, no. 12, pp. 2095–2110, Dec. 2010