CFP last date
20 June 2024
Call for Paper
July Edition
IJCA solicits high quality original research papers for the upcoming July edition of the journal. The last date of research paper submission is 20 June 2024

Submit your paper
Know more
Reseach Article

Performance Analysis of High Speed Double Tail Dynamic Comparator

Published on November 2014 by S.brundha, K.saranya, P.sampath
International Conference on Innovations in Information, Embedded and Communication Systems
Foundation of Computer Science USA
ICIIECS - Number 3
November 2014
Authors: S.brundha, K.saranya, P.sampath
40afa66f-4e7a-46de-9a85-09ea59c4f06a

S.brundha, K.saranya, P.sampath . Performance Analysis of High Speed Double Tail Dynamic Comparator. International Conference on Innovations in Information, Embedded and Communication Systems. ICIIECS, 3 (November 2014), 1-5.

@article{
author = { S.brundha, K.saranya, P.sampath },
title = { Performance Analysis of High Speed Double Tail Dynamic Comparator },
journal = { International Conference on Innovations in Information, Embedded and Communication Systems },
issue_date = { November 2014 },
volume = { ICIIECS },
number = { 3 },
month = { November },
year = { 2014 },
issn = 0975-8887,
pages = { 1-5 },
numpages = 5,
url = { /proceedings/iciiecs/number3/18663-1472/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Innovations in Information, Embedded and Communication Systems
%A S.brundha
%A K.saranya
%A P.sampath
%T Performance Analysis of High Speed Double Tail Dynamic Comparator
%J International Conference on Innovations in Information, Embedded and Communication Systems
%@ 0975-8887
%V ICIIECS
%N 3
%P 1-5
%D 2014
%I International Journal of Computer Applications
Abstract

In this paper, we present a performance comparison of existing clocked dynamic comparators. As delay is directly correlated with the submicron scaling, we investigate the performance of the above comparators in terms of delay and Power-Delay Product (PDP). PDP gives the average energy dissipated by the comparator for a single comparison. Simulation results using Mentor Graphics revealed better performance of High Speed Dynamic Comparator (HSDC) compared to conventional clocked comparators in 180nm, 250nm and 350nm technologies. Implementation results reveal that high speed dynamic comparator has energy dissipation of 25. 14% less compared to the best of the designs used for comparison when operated at 50 MHz.

References
  1. Samaneh Babayan-Mashhadi and Reza Lotfi," Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator" IEEE Trans. on VLSI systems, (yet to be published).
  2. B. Goll and H. Zimmermann, "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0. 65,"IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 11, pp. 810–814, Nov. 2009.
  3. S. U. Ay, "A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS,"Int. J. Analog Integr. Circuits Signal Process. , vol. 66, no. 2, pp. 213–221, Feb. 2011.
  4. D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta,"A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time," in Proc. IEEE Int. Solid-State Circuits Conf. , Dig. Tech. Papers, Feb. 2007, pp. 314–315.
  5. J. Kim, B. S. Leibowits, J. Ren, and C. J. Madden, "Simulation and analysis of random decision errors in clocked comparators,"IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 8, pp. 1844–1857, Aug. 2009.
  6. B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, "Yield and speed optimization of a latch-type voltage sense amplifier,"IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
  7. T. Kobayashi, K. Nogami, T. Shiroto, and Y. Fujimoto, "A currentcontrolled latch sense amplifier and a static power-saving input buffer for low-power architecture,"IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 523–527, Apr. 1993.
  8. B. J. Blalock, "Body-driving as a Low-Voltage Analog Design Technique for CMOS technology," in Proc. IEEE Southwest Symp. Mixed-Signal Design, Feb. 2000, pp. 113–118.
  9. M. Maymandi-Nejad and M. Sachdev, "1-bit quantiser with rail to rail input range for sub-1V ?? modulators,"IEEE Electron. Lett. , vol. 39, no. 12, pp. 894–895, Jan. 2003.
  10. P. Nuzzo, F. D. Bernardinis, P. Terreni, and G. Van der Plas, "Noise analysis of regenerative comparators for reconfigurable ADC architectures," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 6, pp. 1441–1454, Jul. 2008.
  11. A. Nikoozadeh and B. Murmann, "An analysis of latched comparator offset due to load capacitor mismatch," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 12, pp. 1398–1402, Dec. 2006.
  12. P. M. Figueiredo and J. C. Vital, "Kickback noise reduction technique for CMOS latched comapartors," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 7, pp. 541–545, Jul. 2006.
  13. S. Babayan-Mashhadi and R. Lotfi, "An offset cancellation technique for comparators using body-voltage trimming," Int. J. Analog Integr. Circuits Signal Process. , vol. 73, no. 3, pp. 673–682, Dec. 2012.
  14. J. He, S. Zhan, D. Chen, and R. J. Geiger, "Analyses of static and dynamic random offset voltages in dynamic comparators,"IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 5, pp. 911–919, May 2009.
  15. B. Goll and H. Zimmermann, "A 0. 12?m CMOS comparator requiring 0. 5V at 600MHz and 1. 5V at 6 GHz," in Proc. IEEE Int. Solid-State Circuits Conf. , Dig. Tech. Papers, Feb. 2007, pp. 316–317.
  16. B. Goll and H. Zimmermann, "A 65nm CMOS comparator with modified latch to achieve 7GHz/1. 3mW at 1. 2V and 700MHz/47?Wat0. 6V,"in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2009, pp. 328–329.
  17. B. Goll and H. Zimmermann, "Low-power 600 MHz comparator for 0. 5 V supply voltage in 0. 12?m CMOS,"IEEE Electron. Lett. , vol. 43, no. 7, pp. 388–390, Mar. 2007.
Index Terms

Computer Science
Information Sciences

Keywords

Clocked Dynamic Comparator Analog-to-digital Converters (adcs) Common Mode Voltage