The week's pick
Reseach Article
Design and Implementation of ALU Using Redundant Binary Signed Digit
| International Conference on VLSI, Communication & Instrumentation |
| Foundation of Computer Science USA |
| ICVCI - Number 5 |
| None 2011 |
| Authors: Suma T. Hegde, Dr. Siva Yellampalli, Nandeesh R |
| e5611cd9-9c1c-4d52-8539-bf9300fa7e77 |
Suma T. Hegde, Dr. Siva Yellampalli, Nandeesh R . Design and Implementation of ALU Using Redundant Binary Signed Digit. International Conference on VLSI, Communication & Instrumentation. ICVCI, 5 (None 2011), 30-35.
Abstract
In this paper we present the design of an Arithmetic Logic Unit (ALU) based on Redundant Binary signed Digit (RBSD) Number System. A redundant binary representation is a numeral system that uses more bits than needed to represent a single binary digit because of which most numbers have several representations. This unique feature of RBSD number system allows addition without using a typical carry. The RBSD ALU is designed using VHDL and its RTL view is generated by its FPGA implementation. The FPGA implementation is done in Xilinx ISE environment.
References
- [Aviz 1961] A. Aviziens, (1961) “Signed Digit Number Representation for Fast parallel Arithmetic,” IEEE Trans on Electro. Comp. Vol. EC-10, PP. 389- 400.
- [Prahami 1990] B.Prahami, (1990) “Generalized signed digit number system,A unifying framework for redundant number representations,” IEEE Trans. Computers vol.39, pp.89-98.
- Krishna Raj, Brijesh Kumar and Poornima Mittal, “FPGA Implementation and Mask Level CMOS Layout Design of Redundant Binary Signed Digit Comparator” IJCSNS International Journal of Computer Science and Network Security, Vol 9, No.9,pp 107 – 115 , September 2009
- G.F. Songster, “ Negative base number representation systems”, IEEE Trans. Comput., EC- 12 No. 3, 274-277.
- Dhananjay S. Phatak and Israel Koren, “Hybrid Signed–Digit Number Systems: A Unified Framework for Redundant Number Representations with Bounded Carry Propagation Chains”, IEEE Transactions on Computers, vol. 43, No. 8, pp 880-891, August 1994
- Wikipedia.org
- Louis-Philippe Lessard, “Fast Arithmetic on FPGA Using Redundant Binary Apparatus”, 2008
- Pai, Yu-Ting and Chen, Yu-Kumg, “The fastest carry lookahead adder, Electronic Design, Test and Applications”. Second IEEE International Workshop, 2004
- Chow , C. Y. Chow and J. E. Robertson, “Logical Design of a Redundant Binary Adder”, Proceedings of 4th Symposium on Computer arithmetic, pp. 109-115, 1978
- Samir palnitkar, Verilog HDL “A guide to digital design and Synthesis”, second edition 2003 Pearson education.
Index Terms
Keywords