The demands of future computing, as well as the challenges of nanometer-era VLSI design, require new digital logic techniques and styles that are simultaneously high performance, energy efficient, and robust to noise and variation. We propose a new family of logic styles called Preset Skewed Static Logic (PSSL). PSSL bridges the gap between the two main logic styles, static CMOS logic and domino logic, occupying an intermediate region in the energy-delay-robustness space between the two. PSSL is better than domino in terms of energy and robustness, and is better than static CMOS in terms of delay. PSSL works by partially overlapping the execution of consecutive iterations through speculative evaluation. This is accomplished by presetting nodes at register boundaries before input arrival.

1. Gordon E. Moore. Cramming more components onto integrated circuits. Electronics, 38(8), April 1965.
2. Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meimand. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE, 91(2):305–327, February 2003.
3. Saibal Mukhopadhyay, Arijit Raychowdhury, and Kaushik Roy. Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile. IEEE Trans. Computer-Aided Design of Integrated Circuits and Sytems, 24(3):363–381, March 2005.
4. A. Agarwal et al. Leakage power analysis and reduction: models, estimation and tools. IEE Proc. Comput. Digit. Tech., 152(3):353–368, May 2005.
5. Samuel K. H. Fung et al. 65nm CMOS high speed, general purpose and low power transistor technology for high volume foundry application. In Symp. VLSI Tech., pages 92–93, 2004.
6. Saibal Mukhopadhyay and Kaushik Roy. Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation. In ISLPED, pages 172–175, August 2003.
7. Dan Ernst et al. Razor: A low-power pipeline based on circuit-level timing speculation. In MICRO, pages 7–18, 2003.
8. Muhammad E. S. Elrabaa, Mohab H. Anis, and Mohamed I. Elmasry. A contention-free domino logic for scaled-down CMOS technologies with ultra low threshold voltages. In ISCAS, volume 1, pages 748–751, 2000.
9. L. McMurchie, S. Kio, G. Yee, T. Thorp, and C. Sechen. Output Prediction Logic: a high-performance CMOS design technique. In Int. Conf. Computer Design, pages 247–254, 2000.
10. Liqiong Wei et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications. IEEE Trans. VLSI Syst., 7(1):16–24, March 1999.
11. Yibin Ye, Shekhar Borkar, and Vivek De. A new technique for standby leakage reduction in high-performance circuits. In Symp. VLSI Circuits, pages 40–41, June 1998. [
12. M. C. Johnson, D. Somasekhar, and K. Roy. Leakage control with efficient use of transistor stacks in single threshold CMOS. In DAC, pages 442–445, 1999.
13. Walid Elgharbawy et al. On gate leakage reduction in dynamic CMOS circuits. In Midwest Symp. Circ. Syst., pages 1390–1393, 2005.
14. Shin’ichiro Mutoh et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circuits, 30(8):847–854, August 1995.
15. Mindaugas Draˇzdˇziulis and Per Larsson-Edefors. Evaluation of power cut-off techniques in the presence of gate leakage. In ISCAS, volume 2, pages 745–748, 2004

VLSI PSSL (Preset Skewed Static Logic) CMOS