CFP last date
21 October 2024
Reseach Article

A Novel Method to Design Analog Circuits using Simulink

Published on None 2011 by B K Mishra, Sandhya Save, Rupali Mane
International Conference and Workshop on Emerging Trends in Technology
Foundation of Computer Science USA
ICWET - Number 12
None 2011
Authors: B K Mishra, Sandhya Save, Rupali Mane
a7bc718c-439f-4733-9a84-e9bdab990ce8

B K Mishra, Sandhya Save, Rupali Mane . A Novel Method to Design Analog Circuits using Simulink. International Conference and Workshop on Emerging Trends in Technology. ICWET, 12 (None 2011), 6-10.

@article{
author = { B K Mishra, Sandhya Save, Rupali Mane },
title = { A Novel Method to Design Analog Circuits using Simulink },
journal = { International Conference and Workshop on Emerging Trends in Technology },
issue_date = { None 2011 },
volume = { ICWET },
number = { 12 },
month = { None },
year = { 2011 },
issn = 0975-8887,
pages = { 6-10 },
numpages = 5,
url = { /proceedings/icwet/number12/2157-esa519/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference and Workshop on Emerging Trends in Technology
%A B K Mishra
%A Sandhya Save
%A Rupali Mane
%T A Novel Method to Design Analog Circuits using Simulink
%J International Conference and Workshop on Emerging Trends in Technology
%@ 0975-8887
%V ICWET
%N 12
%P 6-10
%D 2011
%I International Journal of Computer Applications
Abstract

This paper applies embedding knowledge into model based design method, an efficient and cost-effective way to develop embedded systems. The approach is based on a single design description in the graphical Matlab/Simulink environment that is used for FPGA emulation, ASIC design, verification and chip testing. This simulation-based approach gives a better understanding of design alternatives and trade-offs than traditional prototype-based design methodologies. It enables to optimize design to meet predefined performance criteria. The methodology is tested for designing CMOS inverter and the simulation results confirm the efficiency of presented methodology.

References
  1. Boray S , Deepaksubramanyan, Priyank Parakh Zhenhua Chen, Hussam Diab, Duane Marcy and Fred H. Schlereth, Department of Electrical Engineering and Computer Science, An FPGA-Based MOS Circuit Simulator ,Syracuse University, Syracuse, NY 13244, USA, IEEE,2005.
  2. Dejan Markovic, Chen Chang, Brian Richards, Hayden So, Borivoje Nikolic, Robert W. Brodersen, Berkeley ,ASIC Design and Verification in an FPGA Environment. , Custom Integrated Circuits Conference (CICC) 21-7-4 IEEE 2007
  3. Dr. Hikmat N. Abdullah B.Sc. Hussein A.Hadi Design And Implementation Of FPGA Based software Defined Radio Using Simulink HDL Coder ,CUAS_Journal,2010.
  4. L.Bisdounis, 0. Koufopavlou, S. Nikolaidis L. ,Modelling output waveform and propagation delay of CMOS inverter `in the submicron range, IEEE 2007.
  5. Ms. Ujwala A. Belorkar 1 and Dr. S.A.Ladhake, High performance voltage controlled oscillator using 65NM ,VLSI Technology International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4,July2010
  6. Neil H. E. Weste, Kamram Eshcraghian, Principles of CMOS VLSI design.
  7. Razavi, Monolithic Phase-locked loops and clock Recovery circuit, IEEE press 1997.
  8. www.mathwokrs.com
  9. Thomas A. Henzinger, EPFL Joseph Sifakis, Verimag, The Discipline of Embedded Systems Design, IEEE computer Society 2007
  10. Zhangcai Huang, Hong Yu, Atsushi Kurokawa and Yasuaki Inoue, Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies, IEEE transactions on computer-aided design of integrated circuits and systems, vol. 29, no. 2, February 2010.
Index Terms

Computer Science
Information Sciences

Keywords

Algorithms ASIC CAD Design Aids Design Languages EDA tools Simulink SoC CMOS inverter