Notification: Our email services are now fully restored after a brief, temporary outage caused by a denial-of-service (DoS) attack. If you sent an email on Dec 6 and haven't received a response, please resend your email.
CFP last date
20 December 2024
Reseach Article

A Novel Design of QPSK Modulator for High Data Rate Transmission

Published on October 2014 by Eleena Mohapatra
International Conference on Microelectronics, Circuits and Systems
Foundation of Computer Science USA
MICRO - Number 2
October 2014
Authors: Eleena Mohapatra
b5ada8c0-4b87-430b-80c6-f7650ae78983

Eleena Mohapatra . A Novel Design of QPSK Modulator for High Data Rate Transmission. International Conference on Microelectronics, Circuits and Systems. MICRO, 2 (October 2014), 23-25.

@article{
author = { Eleena Mohapatra },
title = { A Novel Design of QPSK Modulator for High Data Rate Transmission },
journal = { International Conference on Microelectronics, Circuits and Systems },
issue_date = { October 2014 },
volume = { MICRO },
number = { 2 },
month = { October },
year = { 2014 },
issn = 0975-8887,
pages = { 23-25 },
numpages = 3,
url = { /proceedings/micro/number2/18318-1815/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Microelectronics, Circuits and Systems
%A Eleena Mohapatra
%T A Novel Design of QPSK Modulator for High Data Rate Transmission
%J International Conference on Microelectronics, Circuits and Systems
%@ 0975-8887
%V MICRO
%N 2
%P 23-25
%D 2014
%I International Journal of Computer Applications
Abstract

This article proposes a new approach to digital modulation techniques. A novel design for a QPSK VHDL modulator to convey a high data rate transmission is demonstrated. Basically CPLD or FPGA technology is used to generate hardware and the hardware generation is possible from VHDL code. The implementation of the device is done to perform the modulation. Then the data transmission rate also increases. This types of modulator provides digital synthesis and the flexibility to reconfigure and upgrade with the two most often languages used being VHDL and Verilog (IEEE Standard) being used as hardware structure description languages.

References
  1. D. a. G. u. N. b. Arogyaswami j. Paulraj, "An Overview of MIMO Communications—A," in PROCEEDINGS OF THE IEEE invited paper, A. Paulraj, D. Gore, R. Nabar and H. Bolcskei.
  2. Y. Z. a. C. E. Saavedra, 2007 IEEE "Coherent BPSK Demodulator MMIC Using an Anti-Parallel," in Radio Frequency Integrated Circuits (RFIC) Symposium, Honolulu, HI.
  3. V. A. Pedroni,2010 Circuit Design with VHDL, Massachusetts, MIT press.
  4. S. palnitkar, 1996 Verilog-HDL A guide To Digital Design and snthesise, pearson.
  5. Y. H. ,. S. M. Shihong Deng, 2006 IEEE"A high data rate QPSK demodulator for inductively powered electronics implants," in ISCAS, Island of Kos .
  6. G. C. J. N. Gihad Elamary, 2009 "A Simple Digital VHDL QPSK Modulator Designed Using CPLD/FPGAs for Biomedical Devices Applications," in World Congress on Engineering, London, U. K. .
  7. G. wade, 2006 Coding Techniques: An Introduction to Compression and Error Control, Palgrave Macmillan.
  8. I. J. a. B. H. Meuth, 2002 "Numerically controlled oscillators with hybrid function generators," Ultrasonics, Ferroelectrics and Frequency Control .
  9. S. K. Kaul, 2005 "QPSK, OQPSK, CPM probability of error for AWGN and Flat Fading Channels," in Wireless Communication Technologies.
Index Terms

Computer Science
Information Sciences

Keywords

Bpsk Qpsk vhdl