CFP last date
20 June 2024
Reseach Article

Comparative Analysis of Delay and Variability of D Flip-Flops

Published on December 2018 by Ankan Dutta, Yashdeep Singh, Vikash Kumar, Aminul Islam
International Conference on Microelectronic Circuit and System
Foundation of Computer Science USA
MICRO2017 - Number 1
December 2018
Authors: Ankan Dutta, Yashdeep Singh, Vikash Kumar, Aminul Islam
70022993-a397-469d-8d21-280f96d54bb7

Ankan Dutta, Yashdeep Singh, Vikash Kumar, Aminul Islam . Comparative Analysis of Delay and Variability of D Flip-Flops. International Conference on Microelectronic Circuit and System. MICRO2017, 1 (December 2018), 18-21.

@article{
author = { Ankan Dutta, Yashdeep Singh, Vikash Kumar, Aminul Islam },
title = { Comparative Analysis of Delay and Variability of D Flip-Flops },
journal = { International Conference on Microelectronic Circuit and System },
issue_date = { December 2018 },
volume = { MICRO2017 },
number = { 1 },
month = { December },
year = { 2018 },
issn = 0975-8887,
pages = { 18-21 },
numpages = 4,
url = { /proceedings/micro2017/number1/30178-1626/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Microelectronic Circuit and System
%A Ankan Dutta
%A Yashdeep Singh
%A Vikash Kumar
%A Aminul Islam
%T Comparative Analysis of Delay and Variability of D Flip-Flops
%J International Conference on Microelectronic Circuit and System
%@ 0975-8887
%V MICRO2017
%N 1
%P 18-21
%D 2018
%I International Journal of Computer Applications
Abstract

Low power device design has become a significant field of research due to increase used of portable devices. In this paper, various D flip-flop topologies have been scrutinized for estimation of propagation delay (tp) and power dissipation (Pdis) and delay variability for portable applications. High level triggered D flip-flops have been considered for analysis. Today's electronic devices require high speed design feature with minimum power dissipation. Design for variability has become vital as relative level of parameter and device variability has been increasing with device density scaling. In this paper, delay variability of the flip-flops has been investigated at 16-nanometer CMOS process on SPICE.

References
  1. Neil H. E. Weste, David Harris, Ayan Banerjee, "CMOS VLSI Design: A Circuit and Systems Perspective," 3rd Edition, ISBN: 0321149017/978-0321149015, Pearson Education, Inc. , ©2005.
  2. Semiconductor Industry Association (SIA), International Technology Roadmap for semiconductors 2011 Edition. [Online]. Available: http://www. itrs. net/Links/2011ITRS/Home2011. htm.
  3. Nanoscale Integration and Modeling (NIMO) Group, Arizona State University (ASU). [Online]. Available: http://ptm. asu. edu/.
  4. R. Vaddi, S. Dasgupta, and R. P. Agarwal, "Device and circuit codesign robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS," IEEE Trans. Electron Devices, vol. 57, no. 3, pp. 654–664, Mar. 2010
  5. L. G. Heller, W. R. Griffin, J. W. Davis, and N. G. Thoma, "Cascode Voltage Switch Logic: A Differential CMOS logic family," in Proc. IEEE Int Solid-State Circuits Conf. , 1984, pp. 16-17.
  6. Yano, K. , Yamanaka, T. ,Nishida, T. ,Saito, M. Shimohigashi, K. ,Shimizu, A. "A 3. 8-ns CMOS 16×16-bmultiplier using complementary pass-transistor logic," IEEE Journal of Solid-State Circuits, vol. 25, pp. 388–393,Apr. 1990.
  7. Zimmermann, Reto, Fichtner, Wolfgang," Low-Power Logic Styles: CMOS versus Pass-Transistor logic," IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 1079 – 1090, Jul. 1997.
  8. Jan M Rabey, Ananth Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits-A Design Perspective," 2nd Edition, ISBN:81-3170914-0, Pearson Education, Inc . ©2003.
  9. Vojin G. Oklobdzija, Benoit Duchene,"Synthesis of High-Speed Pass-Transistor Logic," IEEE transactions on circuits and systems—II: Analog And Digital Signal Processing, vol. 44, no. 11, Nov. 1997.
Index Terms

Computer Science
Information Sciences

Keywords

Delay Variability Energy-delay Tradeoff Flip-flops Differential Logic Families