Design of Multiplier based Low Power PID Controllers

IJCA Proceedings on National Conference on Information and Communication Technologies
© 2015 by IJCA Journal
NCICT 2015 - Number 1
Year of Publication: 2015
V. Priya
A. Abinaya

V Priya and A Abinaya. Article: Design of Multiplier based Low Power PID Controllers. IJCA Proceedings on National Conference on Information and Communication Technologies NCICT 2015(1):34-37, September 2015. Full text available. BibTeX

	author = {V. Priya and A. Abinaya},
	title = {Article: Design of Multiplier based Low Power PID Controllers},
	journal = {IJCA Proceedings on National Conference on Information and Communication Technologies},
	year = {2015},
	volume = {NCICT 2015},
	number = {1},
	pages = {34-37},
	month = {September},
	note = {Full text available}


The increasing industrial growth needs its system to be fully controllable. Such control systems are almost composed of VLSI components such as adders, multipliers and accumulators. This paper analyzes two MAC units with array, booth algorithms and those blocks are incorporated in PID controller architecture. Comparisons are made with power consumption of each architecture. The simulations are done in Modelsim and power results are synthesized using Xilinx ISE. The results suggest that the PID controller with booth based MAC unit and PID architecture consumes less power when compared to array based architectures.


  • Liguo Qu,Yourui Huang and Liuyi Ling "Design and implementation of intelligent PID controller based on FPGA", IEEE computer society, 2009,pp. 511-515.
  • Jaoa Lima,Ricardo Menotti,M. P. Cardoso and Eduardo Marques "A methodology to design FPGA based PID controllers", IEEE international conference, Oct 2006, pp. 2577-2583.
  • Mayank Nema and Murali Manohar Nema "PID controller analysis based on Different Addition methods", International journal of Emerging technology and advanced Engineering, Nov 2013, Vol 3, Issue 11, pp. 398-403.
  • Sumit Vaidya and Deepak Dandekar "Delay-Power performance comparison of Multipliers in VLSI circuit Design", International journal of Computer Networks & Communication, Vol 2, No 4, Jul 2010, pp. 47-56.
  • H. G. Rangaraju,H. S. Arpitha and K. N. Muralidhara "Design of Efficient Reversible Multiply Accumulate (MAC) Unit", International Journal of Computer Applications, Vol. 85, No. 16,Jan 2014,pp. 1-12.
  • A. K. Oudjida,N. Chaillet,A. Liacha,M. L. Berrandjia and M. Hamerlain "Design of high speed and low power finite word length PID controllers", Control Theory Tech, Vol. 12, No. 1, Feb. 2014, pp. 68-83.
  • Young Ho Seo and Dong Wook Kim "A New VLSI Architecture of parallel multiplier-Accumulator based on Radix-2 Modified Booth Algorithm",IEEE Transactions on VLSI Systems, Vol. 18, No. 2, Feb 2010,pp. 201-208.
  • Rajesh Nema,Rajeev Thakur and Ruchi Gupta "Design & Implementation of FPGA Based On PID Controller, IJIES, Vol. 1, Issue. 2, Jan 2013, pp. 14-16.
  • Shiann Rong Kuang, Jiun Ping Wang and Cang Yuan Guo "Modified Booth Multipliers With a Regular Partial Product Array", IEEE Transactions on Circuits and Systems, Vol. 56,No. 5, May 2009, pp. 404-408.