Abstract

Placements of logical blocks in FPGA use many optimization algorithms in heuristic manner. Main objective is to provide minimization in wire length during the task placement inside Reconfigurable FPGAs, which will decrease the area, power and delay and increase the speed of execution. Optimization algorithms are applied in the Benchmark circuits and the results are compared. Due to the technological advancement, density of the devices increases so that necessitates improvement in minimization of wire length. Hence this project, proposes an optimum solution for wire length minimization.
Placement Compelled Steering Algorithm for Wire length Minimization in FPGA

References

- Xin-She Yanga,n, Suash Deb, Multiobjective cuckoo search for design optimization, Elsevier, Vol. 32, pp. 1616-1624, October 2011

Index Terms

Computer Science Circuits And Systems

Keywords

Fpgas Optimization Algorithm