Call for Paper - July 2020 Edition
IJCA solicits original research papers for the July 2020 Edition. Last date of manuscript submission is June 22, 2020. Read More

Review of Junctionless transistor using CMOS Technology and MOSFETs

IJCA Proceedings on National Conference on Innovative Paradigms in Engineering and Technology (NCIPET 2012)
© 2012 by IJCA Journal
ncipet - Number 4
Year of Publication: 2012
Shridhar R. Sahu

Shridhar R Sahu. Article: Review of Junctionless transistor using CMOS technology and MOSFETs. IJCA Proceedings on National Conference on Innovative Paradigms in Engineering and Technology (NCIPET 2012) ncipet(4):8-11, March 2012. Full text available. BibTeX

	author = {Shridhar R. Sahu},
	title = {Article: Review of Junctionless transistor using CMOS technology and MOSFETs},
	journal = {IJCA Proceedings on National Conference on Innovative Paradigms in Engineering and Technology (NCIPET 2012)},
	year = {2012},
	volume = {ncipet},
	number = {4},
	pages = {8-11},
	month = {March},
	note = {Full text available}


Transistors are the fundamental building blocks of modern electronic devices and all existing transistors contain semiconductor junctions. Junctionless transistor is a uniformly doped nanowire without junctions with a wrap-around gate. As the distance between junctions in modern devices drops below 10nm, extraordinarily high doping concentration gradients become necessary. Junctionless transistors could therefore help chipmakers continue to make smaller devices. Here, in this paper presented a new type of transistor in which there are no junctions and no doping concentration gradients. They have near-ideal sun threshold slope, extremely low leakage currents, and less degradation of mobility with gate voltage and temperature than classical transistors.


  • Chun-Yu Chen1, Jyi-Tsong Lin1, Meng-Hsueh Chiang2, and Keunwoo Kim3 “High-Performance Ultra-Low Power Junctionless Nanowire FET on SOI Substrate in Subthreshold Logic Application” 1National Sun Yat-Sen University., Kaohsiung 804, Taiwan ROC, 2National Ilan University., I-Lan 260, Taiwan ROC, 3IBM T. J. Watson Research Center, Yorktown Heights, NY 10598, USA
  • Jean-Pierre Colinge, Chi-Woo Lee, Aryan Afzalian, Nima Dehdashti Akhavan, Ran Yan, Isabelle Ferain, Pedram Razavi, Brendan O?Neill, Alan Blake, Mary White, Anne-Marie Kelleher, Brendan McCarthy and Richard Murphy: “Nanowire transistors without junctions”, Nature nanotechnology.
  • J.P. Colinge, C.W. Lee, A. Afzalian, N. Dehdashti, R. Yan, I. Ferain, P. Razavi, B. O?Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy and R. Murphy “SOI Gated Resistor: CMOS without junctions” Tyndall National Institute, University College Cork, Lee Maltings, Prospect Row, Cork, Republic of Ireland.
  • Chan-Hoon Park, Myung-Dong Ko, Ki-Hyun Kim, Chang-Woo Sohn, Chang Ki Baek, Yoon-Ha Jeong and Jeong-Soo Lee “Comparative Study of Fabricated Junctionless and Inversion-mode N anowire FE Ts”. POSTECH, Pohang, Gyeongbuk, 790-784, Korea.
  • Arash Dehzangi, Farhad Larki, E.B. Saion, Sabar D. Hatagalung, Makarimi Abdullah, M.N. Hamidon and Jumiah Hassan “Study the Characteristic of P-Type Junction-Less Side Gate Silicon Nanowire Transistor Fabricated by Atomic Force Microscopy Lithography” American Journal of Applied Sciences 8 (9): 872-877, 2011 ISSN 1546-9239 © 2011 Science Publications
  • Chi-Woo Lee, Adrien Borne, Isabelle Ferain, Aryan Afzalian, Member, IEEE, Ran Yan, Nima Dehdashti Akhavan, Pedram Razavi, and Jean-Pierre Colinge, Fellow, IEEE, “High-Temperature Performance of Silicon Junctionless MOSFETs” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 57, NO. 3, MARCH 2010.
  • Twinkal Solankia, Nilesh Parmar “ A Review paper: A Comprehensive study of Junctionless transistor”, National Conference on Recent Trends in Engineering & Technology.
  • Chih-Hsuan Tai, Jyi-Tsong Lin, Yi-Chuen Eng, and Po-Hsieh Lin “A Novel High-Performance Junctionless Vertical MOSFET Produced on Bulk-Si Wafer” Dept. of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung 80424, Taiwan R.O.C.