This paper present area efficient layout design for 3.3GigaHertz (GHz) Phase Locked loop (PLL) with four multiple output. Effort has been taken to design Low Power Phase locked loop with multiple output, using VLSI technology. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD and practical experience in layout design. The proposed PLL is designed using 45 nm CMOS/VLSI technology with microwind 3.1. This software allows designing and simulating an integrated circuit at physical description level. The main novelties related to the 45 nm technology are the high-k gate oxide, metal gate and very low-k interconnect dielectric. The effective gate length required for 45 nm technology is 25nm. Low Power (0.211miliwatt) phase locked loop with four multiple outputs as PLL8x, PLL4x, PLL2x, & PLL1x of 3.3 GHz, 1.65 GHz, 0.825 GHz, and 0.412 GHz respectively is obtained using 45 nm VLSI technology.

1. E. Sicard, Syed Mahfuzul Aziz, “introducing 45 nm technology in Microwind3,” microwind application note.
2. Navid Azizi, Student Member, IEEE, Muhammad M. Khellah, Member, IEEE, Vivek K. De, Senior Member, IEEE,and Farid N. Najm, Fellow, IEEE,”Aware Low-Power Design and Block.” IEEE transactions on very large scale integration (vlsi) systems, vol. 15, no. 7, july 2007
3. E. Sicard, S. Delman- Bendhia, “Deep submicron CMOS Design”.
4. S. Borkar, T. Karnik, S. Narendra, T. Tschanz, A. Keshavarzi, and V. De, “Parameter variations and impact on circuits and microarchitecture,” in Proc. Design Autom. Conf., 2003, pp. 338–342.
5. Fernando Rangel De Sousa, “A reconfigurable high frequency phase-locked loop” IEEE transactions on instrumentation & measurement Vol. 53 No. 4 Aug. 2004.
6. Recardo Gonzalez, “Supply and threshold voltage scaling for low power CMOS” IEEE journal of solid state circuits Vol. 32 No. 8 April 1997.
7. Zuoding Wang, “An Analysis of Charge-Pump Phase-Locked Loops” IE EE transactions on circuits and systemsi: regular papers, vol. 52, no. 10, October 2005.
8. Oscal T. – C. Chen “A power efficient wide range phase locked loop” IEEE journal of solid state circuits vol. 37 No. 1 January 2002.
9. R. E. Best, “Phase locked loops design, simulation and application”, Mc Graw Hill 2003, ISBMO-07-14/20/8.
10. Y. Eken and J. Uyemura, “A 5.9GHz Voltage Controlled Ring in 0.18- ?m CMOS,” IEEE Journal of Solid State Circuits, vol. 39, no. 1, Jan. 1997, pp. 230-233.

phase-locked loop (PLL) high performance voltage-controlled oscillator (VCO) 45nm technology multiple output low power