Interconnected networking or inter networking is the connection of multiple networks. Internet is an example of inter-networking where various networks are connected together to exchange messages, data for process synchronization among various device and applications. In addition to providing external connectivity, networks are commonly used to interconnect the components within a single computer at many levels, including the processor micro architecture. Definitions of Physical and Logical Topologies are provided. Additionally common Computer Network realizations of Physical Topologies are reviewed. This is followed by a discussion of Graph Theory and its relation to topological analysis. These examples are discussed to underscore the importance of topological design when constructing a new computer network, or adding to an existing one. Performance evaluation of such connected and interconnected networks has become a major concern. This project aims for evaluating the performance of various interconnection networks mainly different versions of Meshes and Torus networks. Various interconnection networks are analyzed and compared for major performance parameters like throughput and delay.

1. Thurber, Kenneth J. , "Interconnection networks: a survey and assessment," in Proceedings of the ACM national computer conference and exposition, 1974.
2. Ding, Zhu. , "Adaptive Hybrid Switching Technique for Parallel Computing System," PhD dissertation, University of Pittsburgh, 2006.
3. Duato, Jose. , "Interconnection networks [electronic resource]: an engineering approach," Morgan Kaufmann, 2003.
4. Xu, Junming, "Topological structure and analysis of interconnection networks," Springer Publishing Company, Incorporated, 2010.
5. Dally, Bill, "Enabling technology for on-chip interconnection networks," in IEEE International Symposium on Networks-on-Chip (NOCS), 2007.
6. S. Suboh, M. Bakhouya, S. Lopez-Buedo, and T. El- Ghazawi. , "Simulation-based approach for evaluating on-chip interconnect architectures," SPL Proceeding, pp. 75–80, 2008.
7. Mubeen, Saad, "Evaluation of source routing for mesh topology network on chip platforms," PhD disertation, Jönköping University, 2009.
8. Wang Wei, Qiao Lin, et al, "Performance Analysis of the 2-D Networks-on-Chip," Journal of computer research and development, vol. 46, no. 10, pp. 1601-1611, 2009.
9. Liu Yu-hang, Zhu Ming-fa, Wang Jue, Xiao Li-min, Gong Tao, "Xtorus: An Extended Torus Topology for On-Chip Massive Data Communication," 26th IEEE International Parallel and Distributed Processing Symposium Workshops & PhD Forum, pp. 2061-2068, 2012.
10. M. Moadeli, A. Shahrabi, W. Vanderbauwhede, and M. Ould-Khaoua, "An analytical performance model for the Spidergon NoC," in Proceedings of the 21st International Conference on Advanced Information Networking and Applications, pp. 1014-1021, 2007.
11. Vikas Singla, Parveen Kakkar, "Traffic Pattern based performance Comparison of Reactive and Proactive Protocols of Mobile Ad Hoc Networks," International Journal of Computer Applications, vol. 5, no. 10, 2010.
12. Bijan Paul, Md. Ibrahim, Md. Abu Naser Bikas, "Experimental Analysis of AODV & DSR over TCP & CBR Connections with Varying Speed and Node Density in VANET," International Journal of Computer Applications, vol. 24, no. 4, 2011.
13. Y-R. Sun, S. Kumar, and A. Jantsch, "Simulation and evaluation of a network-on-chip architecture using NS-2," Proceedings of the IEEE NorChip Conference, 2002.
14. M. E. Gomez, P. Lopez, J. Duato, "A Memory-Effective routing Strategy for regular Interconnection Networks", in Proceeding of International Parallel and Distributed Processing Symposium. , 2005.

Torus Interconnection Networks Cbr Ftp Delay And Throughput.