CFP last date
22 April 2024
Reseach Article

Analysing the Performance of Multi-core Architecture

Published on March 2013 by Ram Prasad Mohanty, Ashok Kumar Turuk, Bibhudatta Sahoo
International Conference on Computing, Communication and Sensor Network
Foundation of Computer Science USA
CCSN2012 - Number 4
March 2013
Authors: Ram Prasad Mohanty, Ashok Kumar Turuk, Bibhudatta Sahoo
36b20f7b-1455-4187-bba7-8c76f8dda5c7

Ram Prasad Mohanty, Ashok Kumar Turuk, Bibhudatta Sahoo . Analysing the Performance of Multi-core Architecture. International Conference on Computing, Communication and Sensor Network. CCSN2012, 4 (March 2013), 28-33.

@article{
author = { Ram Prasad Mohanty, Ashok Kumar Turuk, Bibhudatta Sahoo },
title = { Analysing the Performance of Multi-core Architecture },
journal = { International Conference on Computing, Communication and Sensor Network },
issue_date = { March 2013 },
volume = { CCSN2012 },
number = { 4 },
month = { March },
year = { 2013 },
issn = 0975-8887,
pages = { 28-33 },
numpages = 6,
url = { /specialissues/ccsn2012/number4/10875-1041/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Special Issue Article
%1 International Conference on Computing, Communication and Sensor Network
%A Ram Prasad Mohanty
%A Ashok Kumar Turuk
%A Bibhudatta Sahoo
%T Analysing the Performance of Multi-core Architecture
%J International Conference on Computing, Communication and Sensor Network
%@ 0975-8887
%V CCSN2012
%N 4
%P 28-33
%D 2013
%I International Journal of Computer Applications
Abstract

The advancement in technology has brought immense amount of changes in the design and productivity of applications designed for being used in the personal computers. By implementing greater number of cores to the same chip also results in facing challenges. In this case the challenge that is being faced is the core to core communication as well as the memory in addition to cache coherence. This paper presents a detailed analysis on performance of FFT a divide and conquer algorithm across with the Multi-core architecture with Internal and external network. The architectures are being defined using memory configuration and context configuration with help of Multi2Sim 3. 4 simulator. The performance of these architectures have been simulated with Splash 2 Benchmark.

References
  1. Cameron Hughes and Tracey Hughes,"Professional Multi-core Programming",Wiley Publishing,2009
  2. Darryl Gove, " Multi-core Application Programming", Pearson, 2011
  3. Julian Bui and Chegguang Xu and Sudhanva Gurumurthi, "Understanding performance issues on both single core and multi-core Architecture", Computer Organization , 2007
  4. John Freuhe, "Planning Considerations for Multi-core Processor Technology", Dell Power Solutions, May 2005.
  5. P. Frost Gorder, "Multi-core Processors for Science and Engineering", IEEE CS, March/April 2007.
  6. L. Peng et al, "Memory Performance and Scalability of Intel?s and AMD?s Dual-Core Processors: A Case Study", IEEE, 2007.
  7. D. Geer, "Chip Makers Turn to Multi-core Processors", Computer, IEEE Computer Society, May 2005.
  8. D. Pham et al, "The Design and Implementation of a First-Generation CELL Processor", ISSCC.
  9. R. Goering, "Panel Confronts Multi-core Pros and Cons", [Online]. Available: http://www. eetimes. com/news/design/showArticle. jhtml?articleID=183702416
  10. R. Merritt, "CPU Designers Debate Multi-core Future", EETimes Online, February 2008, [Online]. Available: http://www. eetimes. com/showArticle. jhtml?articleID=206105179
  11. Bryan Schauer, "Multi-core Processors – A Necessity", ProQuest, September 2008.
  12. Bai Jun-Feng, "Application Development Methods Based On Multi-core Systems", American Journal of Engineering and Technology Research", 2011.
  13. S. Balakrishnan et al, "The Impact of Performance Asymmetry in Emergng Multi-core Architectures", Proceedings of the 32nd International Symposium on Computer Architecture, 2005.
  14. D. Geer, "For Programmers, Multi-core Chips Mean Multiple Challenges", Computer, September 2007.
  15. B. Brey, "The Intel Microprocessors", Sixth Edition, Prentice Hall, 2003.
  16. D. Stasiak et al, "Cell Processor Low-Power Design Methodology", IEEE Micro, September 2005
  17. W. Knight, "Two Heads are better than One", IEEE Review, September 2005
  18. D. Olson, "Intel Announces Plan for up to 8-core Processor" Slippery Brick, March 2008.
  19. S. Mukherjee and M. Hill, "Using Prediction to accelerate Coherence Protocols", ISCA, 1998.
  20. R. Kumar et al, "Single-ISA Heterogeneous Multi-core Architectures with Multithreaded Workload Performance", ISCA, June 2004.
  21. Zhongliang Chan et al, "The Multi2Sim Simulation Framework"
  22. R. Ubal and J. Sahuquillo and S. Petit and P. L'opez, " Multi2Sim: A Simulation Framework to Evaluate Multi-core-Multithreaded Processors",Proc. of the 19th Int'l Symposium on Computer Architecture and High Performance Computin,Oct, 2007
  23. S. C. Woo and M. Ohara and E. Torrie and J. P. Singh and A. Gupta, " The SPLASH-2 Programs: Characterization and Methodological Considerations",Proc. of the 22nd Int'l Symposium on Computer Architecture, June,1995.
  24. Tribuvan Kumar Prakash, " PERFORMANCE ANALYSIS OF INTEL CORE 2 DUO PROCESSOR",BioPerf, August,2007.
  25. Christian Bienia and Sanjeev Kumar and Kai Li, " PARSEC vs. SPLASH-2: A Quantitative Comparison of Two Multithreaded Benchmark Suites on Chip-Multiprocessors", Princeton publications, September, 2008
  26. Shameem Akhter and Jason Roberts, " Increasing Performance through Software Multi-threading", Intel Press, 2006
Index Terms

Computer Science
Information Sciences

Keywords

Multi-core Technology Multi-core Issues Splash2 Benchmark Performance Multi2sim Simulator