CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Hardware Implementation of Mix Column Step in AES

Published on December 2011 by Pratap Kumar Dakua, Manoranjan Pradhan, Subba Rao Polamuri
journal_cover_thumbnail

Communication and Networks
Foundation of Computer Science USA
COMNETCN - Number 1
December 2011
Authors: Pratap Kumar Dakua, Manoranjan Pradhan, Subba Rao Polamuri
3798ecf7-12e9-44e2-acb7-fe28e2ac701e

Pratap Kumar Dakua, Manoranjan Pradhan, Subba Rao Polamuri . Hardware Implementation of Mix Column Step in AES. Communication and Networks. COMNETCN, 1 (December 2011), 6-9.

@article{
author = { Pratap Kumar Dakua, Manoranjan Pradhan, Subba Rao Polamuri },
title = { Hardware Implementation of Mix Column Step in AES },
journal = { Communication and Networks },
issue_date = { December 2011 },
volume = { COMNETCN },
number = { 1 },
month = { December },
year = { 2011 },
issn = 0975-8887,
pages = { 6-9 },
numpages = 4,
url = { /specialissues/comnetcn/number1/5439-1002/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Special Issue Article
%1 Communication and Networks
%A Pratap Kumar Dakua
%A Manoranjan Pradhan
%A Subba Rao Polamuri
%T Hardware Implementation of Mix Column Step in AES
%J Communication and Networks
%@ 0975-8887
%V COMNETCN
%N 1
%P 6-9
%D 2011
%I International Journal of Computer Applications
Abstract

This document gives the hardware implementation of Mix Column step in AES encryption process. The AES encryption process consists of several transformation steps such as byte substitution, shift rows, mix column and addition of round key operation step. There are two aspects to perform mix column step in AES is presented. The total operation is coded with VERILOG, synthesized and simulated using Xilinx ISE 10.1.

References
  1. J.Daemen and V.Rijmen, “AES Proposal:Rijndael,” AES Algorithm Submission,September3,1999.
  2. FIPS 197, “Advanced Encryption Standard (AES) “, November 26, 2001.
  3. A. Kahate, Cryptography and Network Security, 2nd Edition, Tata Mc Graw Hill, 2008.
  4. NIST: Specification for the Advanced Encryption Standard (AES). Technical Report FIPS PUB 197, National Institute of Standards and Technology (NIST) (2001.
  5. B. Schneier, Applied Cryptography Second Edition, John Wiley & Sons, 1996
  6. W. Stallings, Cryptogrphy and Network Security: Principles and Practices, 3rd edition, 2003
  7. Tilborg, Henk C.A.van., Fundamentals of Cryptography: A Professional Reference and Interactive Tutorial, New York. Kluwer Academic publishers, 2002.
Index Terms

Computer Science
Information Sciences

Keywords

AES VLSI Data Security Cryptography